Skip to content

Commit 9f3f9d3

Browse files
carlocaionecarlocaione
committed
tests: Add test for the memory allocator
Add a new test for the attribute-based memory allocator. Signed-off-by: Carlo Caione <[email protected]>
1 parent bc8405b commit 9f3f9d3

File tree

5 files changed

+220
-0
lines changed

5 files changed

+220
-0
lines changed

‎tests/subsys/mem_mgmt/mem_attr_heap/CMakeLists.txt‎

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
# SPDX-License-Identifier: Apache-2.0
2+
3+
cmake_minimum_required(VERSION 3.20.0)
4+
5+
find_package(Zephyr REQUIRED HINTS $ENV{ZEPHYR_BASE})
6+
project(mem_attr_heap)
7+
8+
target_sources(app PRIVATE src/main.c)

‎tests/subsys/mem_mgmt/mem_attr_heap/boards/qemu_cortex_m3.overlay‎

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
#include <common/mem.h>
2+
#include <zephyr/dt-bindings/memory-attr/memory-attr.h>
3+
#include <zephyr/dt-bindings/memory-attr/memory-attr-sw.h>
4+
5+
/ {
6+
mem_cache: memory@20008000 {
7+
compatible = "zephyr,memory-region", "mmio-sram";
8+
reg = <0x20008000 0x1000>;
9+
zephyr,memory-region = "MEM_CACHEABLE";
10+
zephyr,memory-attr = <( DT_MEM_CACHEABLE )>;
11+
};
12+
13+
mem_cache_sw: memory@20009000 {
14+
compatible = "zephyr,memory-region", "mmio-sram";
15+
reg = <0x20009000 0x1000>;
16+
zephyr,memory-region = "MEM_CACHEABLE_SW";
17+
zephyr,memory-attr = <( DT_MEM_CACHEABLE | DT_MEM_SW_ALLOC_CACHE )>;
18+
};
19+
20+
mem_noncache_sw: memory@2000A000 {
21+
compatible = "zephyr,memory-region", "mmio-sram";
22+
reg = <0x2000A000 0x1000>;
23+
zephyr,memory-region = "MEM_NON_CACHEABLE_SW";
24+
zephyr,memory-attr = <( DT_MEM_SW_ALLOC_NON_CACHE )>;
25+
};
26+
27+
mem_dma_sw: memory@2000B000 {
28+
compatible = "zephyr,memory-region", "mmio-sram";
29+
reg = <0x2000B000 0x1000>;
30+
zephyr,memory-region = "MEM_DMA_SW";
31+
zephyr,memory-attr = <( DT_MEM_DMA | DT_MEM_SW_ALLOC_DMA )>;
32+
};
33+
34+
mem_cache_sw_big: memory@2000C000 {
35+
compatible = "zephyr,memory-region", "mmio-sram";
36+
reg = <0x2000C000 0x2000>;
37+
zephyr,memory-region = "MEM_CACHEABLE_SW_BIG";
38+
zephyr,memory-attr = <( DT_MEM_CACHEABLE | DT_MEM_SW_ALLOC_CACHE )>;
39+
};
40+
41+
mem_cache_cache_dma_multi: memory@2000E000 {
42+
compatible = "zephyr,memory-region", "mmio-sram";
43+
reg = <0x2000E000 0x1000>;
44+
zephyr,memory-region = "MEM_CACHEABLE_SW_MULTI_ATTR";
45+
zephyr,memory-attr = <( DT_MEM_CACHEABLE | DT_MEM_DMA |
46+
DT_MEM_SW_ALLOC_CACHE | DT_MEM_SW_ALLOC_DMA)>;
47+
};
48+
};
49+
50+
&sram0 {
51+
reg = <0x20000000 DT_SIZE_K(32)>;
52+
};

‎tests/subsys/mem_mgmt/mem_attr_heap/prj.conf‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# Copyright 2023 Carlo Caione <[email protected]>
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_ZTEST=y
5+
CONFIG_MEM_ATTR=y
6+
CONFIG_MEM_ATTR_HEAP=y

‎tests/subsys/mem_mgmt/mem_attr_heap/src/main.c‎

Lines changed: 145 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,145 @@
1+
/*
2+
* Copyright (c) 2023 Carlo Caione <[email protected]>
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <zephyr/kernel.h>
8+
#include <zephyr/ztest.h>
9+
#include <zephyr/mem_mgmt/mem_attr_heap.h>
10+
#include <zephyr/dt-bindings/memory-attr/memory-attr-sw.h>
11+
12+
#define ADDR_MEM_CACHE DT_REG_ADDR(DT_NODELABEL(mem_cache))
13+
#define ADDR_MEM_CACHE_SW DT_REG_ADDR(DT_NODELABEL(mem_cache_sw))
14+
#define ADDR_MEM_NON_CACHE_SW DT_REG_ADDR(DT_NODELABEL(mem_noncache_sw))
15+
#define ADDR_MEM_DMA_SW DT_REG_ADDR(DT_NODELABEL(mem_dma_sw))
16+
#define ADDR_MEM_CACHE_BIG_SW DT_REG_ADDR(DT_NODELABEL(mem_cache_sw_big))
17+
#define ADDR_MEM_CACHE_DMA_SW DT_REG_ADDR(DT_NODELABEL(mem_cache_cache_dma_multi))
18+
19+
ZTEST(mem_attr_heap, test_mem_attr_heap)
20+
{
21+
const struct mem_attr_region_t *region;
22+
void *block, *old_block;
23+
int ret;
24+
25+
/*
26+
* Init the pool.
27+
*/
28+
ret = mem_attr_heap_pool_init();
29+
zassert_equal(0, ret, "Failed initialization");
30+
31+
/*
32+
* Any subsequent initialization should fail.
33+
*/
34+
ret = mem_attr_heap_pool_init();
35+
zassert_equal(-EALREADY, ret, "Second init should be failing");
36+
37+
/*
38+
* Allocate 0x100 bytes of cacheable memory.
39+
*/
40+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_CACHE, 0x100);
41+
zassert_not_null(block, "Failed to allocate memory");
42+
43+
/*
44+
* Check that the just allocated memory was allocated from the correct
45+
* memory region.
46+
*/
47+
region = mem_attr_heap_get_region(block);
48+
zassert_equal(region->dt_addr, ADDR_MEM_CACHE_SW,
49+
"Memory allocated from the wrong region");
50+
51+
/*
52+
* Allocate 0x100 bytes of non-cacheable memory.
53+
*/
54+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_NON_CACHE, 0x100);
55+
zassert_not_null(block, "Failed to allocate memory");
56+
57+
/*
58+
* Check that the just allocated memory was allocated from the correct
59+
* memory region.
60+
*/
61+
region = mem_attr_heap_get_region(block);
62+
zassert_equal(region->dt_addr, ADDR_MEM_NON_CACHE_SW,
63+
"Memory allocated from the wrong region");
64+
65+
/*
66+
* Allocate 0x100 bytes of DMA memory.
67+
*/
68+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_DMA, 0x100);
69+
zassert_not_null(block, "Failed to allocate memory");
70+
71+
/*
72+
* Check that the just allocated memory was allocated from the correct
73+
* memory region.
74+
*/
75+
region = mem_attr_heap_get_region(block);
76+
zassert_equal(region->dt_addr, ADDR_MEM_DMA_SW,
77+
"Memory allocated from the wrong region");
78+
79+
/*
80+
* Allocate 0x100 bytes of cacheable and DMA memory.
81+
*/
82+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_CACHE | DT_MEM_SW_ALLOC_DMA, 0x100);
83+
zassert_not_null(block, "Failed to allocate memory");
84+
85+
/*
86+
* Check that the just allocated memory was allocated from the correct
87+
* memory region (CACHE + DMA and not just CACHE or just DMA).
88+
*/
89+
region = mem_attr_heap_get_region(block);
90+
zassert_equal(region->dt_addr, ADDR_MEM_CACHE_DMA_SW,
91+
"Memory allocated from the wrong region");
92+
93+
/*
94+
* Allocate memory with a non-existing attribute.
95+
*/
96+
block = mem_attr_heap_alloc(DT_MEM_SW(DT_MEM_SW_ATTR_UNKNOWN), 0x100);
97+
zassert_is_null(block, "Memory allocated with non-existing attribute");
98+
99+
/*
100+
* Allocate memory too big to fit into the first cacheable memory
101+
* region. It should be allocated from the second bigger memory region.
102+
*/
103+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_CACHE, 0x1500);
104+
zassert_not_null(block, "Failed to allocate memory");
105+
106+
/*
107+
* Check that the just allocated memory was allocated from the correct
108+
* (bigger) cacheable memory region
109+
*/
110+
region = mem_attr_heap_get_region(block);
111+
zassert_equal(region->dt_addr, ADDR_MEM_CACHE_BIG_SW,
112+
"Memory allocated from the wrong region");
113+
114+
/*
115+
* Try to allocate a buffer too big.
116+
*/
117+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_CACHE, 0x4000);
118+
zassert_is_null(block, "Buffer too big for regions correctly allocated");
119+
120+
/*
121+
* Check if the memory is correctly released and can be reused
122+
*/
123+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_CACHE, 0x100);
124+
old_block = block;
125+
mem_attr_heap_free(block);
126+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_CACHE, 0x100);
127+
zassert_equal_ptr(old_block, block, "Memory not correctly released");
128+
129+
/*
130+
* Check if the memory is correctly aligned when requested
131+
*/
132+
block = mem_attr_heap_alloc(DT_MEM_SW_ALLOC_NON_CACHE, 0x100);
133+
zassert_true(((uintptr_t) block % 32 != 0), "");
134+
mem_attr_heap_free(block);
135+
block = mem_attr_heap_aligned_alloc(DT_MEM_SW_ALLOC_NON_CACHE, 0x100, 32);
136+
zassert_true(((uintptr_t) block % 32 == 0), "");
137+
138+
/*
139+
* Try with a different alignment
140+
*/
141+
block = mem_attr_heap_aligned_alloc(DT_MEM_SW_ALLOC_NON_CACHE, 0x100, 64);
142+
zassert_true(((uintptr_t) block % 64 == 0), "");
143+
}
144+
145+
ZTEST_SUITE(mem_attr_heap, NULL, NULL, NULL, NULL, NULL);

‎tests/subsys/mem_mgmt/mem_attr_heap/testcase.yaml‎

Lines changed: 9 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,9 @@
1+
# Copyright 2023 Carlo Caione <[email protected]>
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
tests:
5+
mem_mgmt.mem_attr_heap:
6+
platform_allow:
7+
- qemu_cortex_m3
8+
integration_platforms:
9+
- qemu_cortex_m3

0 commit comments

Comments
 (0)