File tree Expand file tree Collapse file tree 1 file changed +71
-0
lines changed
samples/subsys/usb/console-next/boards Expand file tree Collapse file tree 1 file changed +71
-0
lines changed Original file line number Diff line number Diff line change
1
+ /*
2
+ * Copyright (c) 2025 Microchip Technology Inc.
3
+ *
4
+ * SPDX-License-Identifier: Apache-2.0
5
+ */
6
+
7
+ / {
8
+ chosen {
9
+ zephyr,console = &cdc_acm_uart0;
10
+ };
11
+ };
12
+
13
+ &zephyr_udc0 {
14
+ cdc_acm_uart0: cdc_acm_uart0 {
15
+ compatible = "zephyr,cdc-acm-uart";
16
+ };
17
+ };
18
+
19
+ /* Overlay for clock node */
20
+ &clock {
21
+ fdpll {
22
+ compatible = "microchip,sam-d5x-e5x-fdpll";
23
+
24
+ fdpll1 {
25
+ subsystem = <CLOCK_MCHP_FDPLL_ID_FDPLL1>;
26
+ fdpll-divider-ratio-int = <95>;
27
+ fdpll-divider-ratio-frac = <0>;
28
+ fdpll-src = "gclk1";
29
+ fdpll-lock-bypass-en = <1>;
30
+ fdpll-run-in-standby-en = <0>;
31
+ fdpll-en = <1>;
32
+ fdpll-wakeup-fast-en = <1>;
33
+ };
34
+ };
35
+
36
+ gclkgen {
37
+ gclkgen2 {
38
+ subsystem = <CLOCK_MCHP_GCLKGEN_ID_GEN2>;
39
+ gclkgen-div-factor = <2>;
40
+ gclkgen-src = "fdpll1";
41
+ gclkgen-en = <1>;
42
+ };
43
+
44
+ gclkgen1 {
45
+ subsystem = <CLOCK_MCHP_GCLKGEN_ID_GEN1>;
46
+ gclkgen-div-factor = <12>;
47
+ gclkgen-src = "xosc1";
48
+ gclkgen-en = <1>;
49
+ };
50
+ };
51
+
52
+ gclkperiph {
53
+ usb0 {
54
+ subsystem = <CLOCK_MCHP_GCLKPERIPH_ID_USB>;
55
+ gclkperiph-src = "gclk2";
56
+ gclkperiph-en = <1>;
57
+ };
58
+ };
59
+
60
+ mclkperiph {
61
+ usb0 {
62
+ subsystem = <CLOCK_MCHP_MCLKPERIPH_ID_APBB_USB>;
63
+ mclk-en = <1>;
64
+ };
65
+ };
66
+ };
67
+
68
+ /* Enable USB0 node */
69
+ &usb0 {
70
+ status = "okay";
71
+ };
You can’t perform that action at this time.
0 commit comments