We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 83c1ee7 commit a3c08e0Copy full SHA for a3c08e0
dts/arm/st/n6/stm32n6.dtsi
@@ -710,6 +710,27 @@
710
#size-cells = <0>;
711
status = "disabled";
712
};
713
+
714
+ usbotg_hs1: otghs@58040000 {
715
+ compatible = "st,stm32n6-otghs", "st,stm32-otghs";
716
+ reg = <0x58040000 0x2000>;
717
+ interrupts = <177 0>;
718
+ interrupt-names = "otghs";
719
+ num-bidir-endpoints = <9>;
720
+ ram-size = <4096>;
721
+ maximum-speed = "high-speed";
722
+ clocks = <&rcc STM32_CLOCK(AHB5, 26)>,
723
+ <&rcc STM32_SRC_HSE OTGPHY1CKREF_SEL(1)>;
724
+ phys = <&usbphyc1>;
725
+ status = "disabled";
726
+ };
727
728
+ usbphyc1: usbphyc@5803fc00 {
729
+ compatible = "st,stm32-usbphyc";
730
+ reg = <0x5803FC00 0x400>;
731
+ clocks = <&rcc STM32_CLOCK(AHB5, 27)>;
732
+ #phy-cells = <0>;
733
734
735
736
0 commit comments