Skip to content

Commit ac5ad6b

Browse files
ExaltZephyrpillo79
ExaltZephyr
authored and
pillo79
committed
samples: sdhc: add SDIO CMD52 read/write sample.
The sample performs the following: - Initializes the SDIO interface. - Reads a register using CMD52. - Writes a value using CMD52. - Verifies the write by reading back the reg. Signed-off-by: Sara Touqan <[email protected]>
1 parent 12d3974 commit ac5ad6b

9 files changed

+210
-0
lines changed

‎samples/drivers/sdhc/index.rst‎

Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
.. zephyr:code-sample-category:: sdhc
2+
:name: Secure Digital Host Controller (SDHC)
3+
:show-listing:
4+
5+
These samples demonstrate how to use the :ref:`sdhc` driver API.

‎samples/drivers/sdhc/sdhc_read_write/CMakeLists.txt‎

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
# SPDX-License-Identifier: Apache-2.0
2+
3+
cmake_minimum_required(VERSION 3.20.0)
4+
find_package(Zephyr REQUIRED HINTS $ENV{ZEPHYR_BASE})
5+
project(sdhc_read_write)
6+
7+
FILE(GLOB app_sources src/*.c)
8+
target_sources(app PRIVATE ${app_sources})

‎samples/drivers/sdhc/sdhc_read_write/README.rst‎

Lines changed: 52 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,52 @@
1+
.. _sdhc:
2+
3+
.. zephyr:code-sample:: sdhc
4+
:name: SDHC direct read/write
5+
:relevant-api: sdhc_interface
6+
7+
Overview
8+
********
9+
10+
This sample demonstrates how to use the SDIO CMD52 (direct) command to read
11+
from and write to SDIO registers using the Zephyr SDHC API.
12+
13+
The sample performs the following:
14+
- Initializes the SDIO interface
15+
- Reads a register using CMD52
16+
- Writes a value using CMD52
17+
- Verifies the write by reading back and checking the result
18+
19+
Requirements
20+
************
21+
22+
- A board with SDIO host (SDMMC) support.
23+
- A connected SDIO device (e.g., Wi-Fi module)
24+
- Proper DTS configuration enabling SDMMC
25+
26+
Building and Running
27+
********************
28+
29+
.. zephyr-app-commands::
30+
:zephyr-app: samples/drivers/sdhc
31+
:board: arduino_giga_r1/stm32h747xx/m7
32+
:goals: build flash
33+
:compact:
34+
35+
Sample output
36+
*************
37+
38+
Connect to the console output to observe CMD52 results.
39+
When the sample runs successfully, you should see output similar to the following:
40+
41+
.. code-block:: console
42+
43+
I: SDIO Init Passed Successfully
44+
I: Card does not support CMD8, assuming legacy card
45+
WLAN MAC Address : FC:84:A7:38:E4:49
46+
WLAN Firmware : wl0: Jul 18 2021 19:15:39 version 7.45.98.120 (56df937 CY) FWID 01-69db62cf
47+
WLAN CLM : API: 12.2 Data: 9.10.39 Compiler: 1.29.4 ClmImport: 1.36.3 Creation: 2021-07-18 19:03:20
48+
WHD VERSION : 3.3.2.25168 : v3.3.2 : GCC 12.2 : 2024-12-06 06:53:17 +0000
49+
*** Booting Zephyr OS build v4.1.0-6920-ga34249351280 ***
50+
I: CMD52 READ passed: data = 0x05
51+
I: CMD52 WRITE passed: wrote 0x07
52+
I: read data after write was as expected, data = 0x07

‎samples/drivers/sdhc/sdhc_read_write/boards/arduino_giga_r1_stm32h747xx_m7.conf‎

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
# Copyright (c) 2025 EXALT Technologies.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_SDMMC_STM32=y
5+
CONFIG_CYW4343W=y
6+
CONFIG_CYW4343W_MURATA_1DX=y
7+
CONFIG_LOG_MODE_DEFERRED=y

‎samples/drivers/sdhc/sdhc_read_write/boards/arduino_nicla_vision_stm32h747xx_m7.conf‎

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
# Copyright (c) 2025 EXALT Technologies.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_SDMMC_STM32=y
5+
CONFIG_CYW4343W=y
6+
CONFIG_CYW4343W_MURATA_1DX=y
7+
CONFIG_LOG_MODE_DEFERRED=y

‎samples/drivers/sdhc/sdhc_read_write/boards/arduino_portenta_h7_stm32h747xx_m7.conf‎

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
# Copyright (c) 2025 EXALT Technologies.
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
CONFIG_SDMMC_STM32=y
5+
CONFIG_CYW4343W=y
6+
CONFIG_CYW4343W_MURATA_1DX=y

‎samples/drivers/sdhc/sdhc_read_write/boards/arduino_portenta_h7_stm32h747xx_m7.overlay‎

Lines changed: 18 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,18 @@
1+
/*
2+
* Copyright (c) 2025 EXALT Technologies.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
&boot_partition{
8+
reg = <0x00000000 0x00020000>;
9+
};
10+
&scratch_partition {
11+
reg = <0x00020000 0x00020000>;
12+
};
13+
&slot0_partition {
14+
reg = <0x00040000 0x001C0000>;
15+
};
16+
&slot1_partition {
17+
reg = <0x00200000 0x001C0000>;
18+
};

‎samples/drivers/sdhc/sdhc_read_write/prj.conf‎

Lines changed: 11 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,11 @@
1+
CONFIG_LOG=y
2+
CONFIG_LOG_DEFAULT_LEVEL=3
3+
CONFIG_LOG_MODE_MINIMAL=y
4+
CONFIG_SDHC=y
5+
CONFIG_NETWORKING=y
6+
CONFIG_SDIO_STACK=y
7+
CONFIG_WIFI=y
8+
CONFIG_SDHC_INIT_PRIORITY=75
9+
CONFIG_MAIN_STACK_SIZE=20480
10+
CONFIG_HEAP_MEM_POOL_SIZE=24576
11+
CONFIG_CACHE_MANAGEMENT=y

‎samples/drivers/sdhc/sdhc_read_write/src/main.c‎

Lines changed: 96 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,96 @@
1+
/*
2+
* Copyright (c) 2025 EXALT Technologies.
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
#include <string.h>
8+
#include <stdio.h>
9+
#include <assert.h>
10+
#include <zephyr/kernel.h>
11+
#include <zephyr/device.h>
12+
#include <zephyr/sd/sdio.h>
13+
#include <zephyr/sys/util.h>
14+
#include <zephyr/logging/log.h>
15+
#include <zephyr/drivers/sdhc.h>
16+
17+
LOG_MODULE_REGISTER(sdio_sample, LOG_LEVEL_INF);
18+
19+
static int cmd52_read(const struct device *dev, struct sdhc_command *cmd, enum sdio_func_num func,
20+
uint32_t reg_addr)
21+
{
22+
cmd->opcode = SDIO_RW_DIRECT;
23+
cmd->arg = (func << SDIO_CMD_ARG_FUNC_NUM_SHIFT) |
24+
((reg_addr & SDIO_CMD_ARG_REG_ADDR_MASK) << SDIO_CMD_ARG_REG_ADDR_SHIFT);
25+
cmd->response_type = (SD_RSP_TYPE_R5);
26+
cmd->timeout_ms = CONFIG_SD_CMD_TIMEOUT;
27+
return sdhc_request(dev, cmd, NULL);
28+
}
29+
30+
static int cmd52_write(const struct device *dev, struct sdhc_command *cmd, enum sdio_func_num func,
31+
uint32_t reg_addr, uint8_t data_in)
32+
{
33+
cmd->opcode = SDIO_RW_DIRECT;
34+
cmd->arg = (func << SDIO_CMD_ARG_FUNC_NUM_SHIFT) |
35+
((reg_addr & SDIO_CMD_ARG_REG_ADDR_MASK) << SDIO_CMD_ARG_REG_ADDR_SHIFT);
36+
cmd->arg |= data_in;
37+
cmd->arg |= BIT(SDIO_CMD_ARG_RW_SHIFT);
38+
if (data_in) {
39+
cmd->arg |= BIT(SDIO_DIRECT_CMD_ARG_RAW_SHIFT);
40+
}
41+
cmd->response_type = (SD_RSP_TYPE_R5);
42+
cmd->timeout_ms = CONFIG_SD_CMD_TIMEOUT;
43+
return sdhc_request(dev, cmd, NULL);
44+
}
45+
46+
int main(void)
47+
{
48+
int res;
49+
uint8_t data;
50+
uint8_t read_data = 0;
51+
struct sdhc_command cmd = {0};
52+
enum sdio_func_num func_num = SDIO_FUNC_NUM_0;
53+
54+
const struct device *sdmmc_dev = DEVICE_DT_GET(DT_NODELABEL(sdhc));
55+
56+
if (!device_is_ready(sdmmc_dev)) {
57+
LOG_ERR("SDHC %s is not ready", sdmmc_dev->name);
58+
return -1;
59+
}
60+
61+
res = cmd52_read(sdmmc_dev, &cmd, func_num, SDIO_CCCR_INT_EN);
62+
if (res == 0) {
63+
data = cmd.response[0U];
64+
LOG_INF("CMD52 READ passed: data = 0x%02X", cmd.response[0U]);
65+
} else {
66+
LOG_ERR("CMD52 READ failed");
67+
return -1;
68+
}
69+
70+
data = data | BIT(SDIO_FUNC_NUM_1);
71+
/* Enabling function 1 interrupt by writing to SDIO_CCCR_INT_EN */
72+
res = cmd52_write(sdmmc_dev, &cmd, func_num, SDIO_CCCR_INT_EN, data);
73+
if (res == 0) {
74+
LOG_INF("CMD52 WRITE passed: wrote 0x%02X", data);
75+
} else {
76+
LOG_ERR("CMD52 WRITE failed for data 0x%02X", data);
77+
return -1;
78+
}
79+
80+
res = cmd52_read(sdmmc_dev, &cmd, func_num, SDIO_CCCR_INT_EN);
81+
if (res == 0) {
82+
read_data = cmd.response[0U];
83+
if (read_data == data) {
84+
LOG_INF("read data after write was as expected, data = 0x%02X", read_data);
85+
} else {
86+
LOG_ERR("read data was not as expected, expected 0x%02X, got 0x%02X",
87+
data, read_data);
88+
return -1;
89+
}
90+
} else {
91+
LOG_ERR("CMD52 READ (post-write) failed");
92+
return -1;
93+
}
94+
95+
return 0;
96+
}

0 commit comments

Comments
 (0)