|
| 1 | +/* |
| 2 | + * Copyright (c) 2025 Nordic Semiconductor ASA |
| 3 | + * |
| 4 | + * SPDX-License-Identifier: Apache-2.0 |
| 5 | + */ |
| 6 | + |
| 7 | +/dts-v1/; |
| 8 | + |
| 9 | +#define USE_NON_SECURE_ADDRESS_MAP 1 |
| 10 | + |
| 11 | +#include "nrf54lm20a_cpuapp_common.dtsi" |
| 12 | + |
| 13 | +/ { |
| 14 | + compatible = "nordic,nrf54lm20dk_nrf54lm20a-cpuapp-ns"; |
| 15 | + model = "Nordic nRF54LM20 DK nRF54LM20A Application MCU Non-Secure"; |
| 16 | + |
| 17 | + chosen { |
| 18 | + zephyr,code-partition = &slot0_ns_partition; |
| 19 | + zephyr,sram = &sram0_ns; |
| 20 | + zephyr,entropy = &psa_rng; |
| 21 | + }; |
| 22 | + |
| 23 | + psa_rng: psa-rng { |
| 24 | + status = "okay"; |
| 25 | + }; |
| 26 | +}; |
| 27 | + |
| 28 | +/ { |
| 29 | + /* |
| 30 | + * Default SRAM planning when building for nRF54LM20A with ARM TrustZone-M support |
| 31 | + * - Lowest 208 kB SRAM allocated to Secure image (sram0_s). |
| 32 | + * - Upper 208 kB SRAM allocated to Non-Secure image (sram0_ns). |
| 33 | + * |
| 34 | + * nRF54LM20A has 512 kB of volatile memory (SRAM), but 96kB is allocated for the FLPR MCU. |
| 35 | + * This static layout needs to be the same with the upstream TF-M layout in the |
| 36 | + * header flash_layout.h of the relevant platform. Any updates in the layout |
| 37 | + * needs to happen both in the flash_layout.h and in this file at the same time. |
| 38 | + */ |
| 39 | + reserved-memory { |
| 40 | + #address-cells = <1>; |
| 41 | + #size-cells = <1>; |
| 42 | + ranges; |
| 43 | + |
| 44 | + sram0_s: image_s@20000000 { |
| 45 | + /* Secure image memory */ |
| 46 | + reg = <0x20000000 DT_SIZE_K(208)>; |
| 47 | + }; |
| 48 | + |
| 49 | + sram0_ns: image_ns@20034000 { |
| 50 | + /* Non-Secure image memory */ |
| 51 | + reg = <0x20034000 DT_SIZE_K(208)>; |
| 52 | + }; |
| 53 | + }; |
| 54 | +}; |
| 55 | + |
| 56 | +/* Include default memory partition configuration file */ |
| 57 | +#include <nordic/nrf54lm20a_ns_partition.dtsi> |
0 commit comments