We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1a6d868 commit b10c526Copy full SHA for b10c526
soc/xtensa/intel_adsp/ace/power.c
@@ -18,8 +18,6 @@
18
#define MEMCTL_INIT_BIT BIT(23)
19
#define MEMCTL_DEFAULT_VALUE (MEMCTL_L0IBUF_EN | MEMCTL_INIT_BIT)
20
21
-__aligned(XCHAL_DCACHE_LINESIZE) uint8_t d0i3_stack[CONFIG_MM_DRV_PAGE_SIZE];
22
-
23
__imr void power_init(void)
24
{
25
/* Disable idle power gating */
@@ -40,6 +38,8 @@ __imr void power_init(void)
40
38
41
39
#define ALL_USED_INT_LEVELS_MASK (L2_INTERRUPT_MASK | L3_INTERRUPT_MASK)
42
+__aligned(XCHAL_DCACHE_LINESIZE) uint8_t d0i3_stack[CONFIG_MM_DRV_PAGE_SIZE];
+
43
/**
44
* @brief Power down procedure.
45
*
0 commit comments