Skip to content

Commit b71cadb

Browse files
committed
boards: rv32m1_vega: move image under overview
Image of the board needs to be under overview and integrated into the text. Signed-off-by: Anas Nashif <[email protected]>
1 parent ce4e165 commit b71cadb

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

boards/riscv32/rv32m1_vega/doc/index.rst

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -5,12 +5,6 @@
55
OpenISA VEGAboard
66
#################
77

8-
.. figure:: rv32m1_vega.png
9-
:align: center
10-
:alt: RV32M1-VEGA
11-
12-
OpenISA VEGAboard (image copyright: www.open-isa.org)
13-
148
Overview
159
********
1610

@@ -19,6 +13,12 @@ on-die XIP flash, and a full complement of peripherals, including a
1913
2.4 GHz multi-protocol radio. It also has built-in sensors and
2014
Arduino-style expansion connectors.
2115

16+
.. figure:: rv32m1_vega.png
17+
:align: center
18+
:alt: RV32M1-VEGA
19+
20+
OpenISA VEGAboard (image copyright: www.open-isa.org)
21+
2222
The two RISC-V CPUs are named RI5CY and ZERO-RISCY, and are
2323
respectively based on the `PULP platform`_ designs by the same names:
2424
`RI5CY`_ and `ZERO-RISCY`_. RI5CY is the "main" core; it has more

0 commit comments

Comments
 (0)