Skip to content

Commit c4085a2

Browse files
Phuc Phamtiennguyenzg
Phuc Pham
authored and
tiennguyenzg
committed
samples: drivers: adc: Add ADC support for Renesas RZ/A3UL, T2M, N2L, V2L
Add ADC sample support for Renesas RZ/A3UL-SMARC, RZ/T2M-RSK, RZ/N2L-RSK, RZ/V2L-SMARC Signed-off-by: Phuc Pham <[email protected]> Signed-off-by: Tien Nguyen <[email protected]>
1 parent 9857af2 commit c4085a2

13 files changed

+296
-1
lines changed

‎samples/drivers/adc/adc_dt/boards/rza3ul_smarc.overlay

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,35 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/ {
8+
zephyr,user {
9+
io-channels = <&adc 0>, <&adc 1>;
10+
};
11+
};
12+
13+
&adc {
14+
status = "okay";
15+
#address-cells = <1>;
16+
#size-cells = <0>;
17+
18+
channel@0 {
19+
reg = <0>;
20+
zephyr,gain = "ADC_GAIN_1";
21+
zephyr,reference = "ADC_REF_INTERNAL";
22+
zephyr,resolution = <12>;
23+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
24+
zephyr,vref-mv = <1800>;
25+
};
26+
27+
channel@1 {
28+
reg = <1>;
29+
zephyr,gain = "ADC_GAIN_1";
30+
zephyr,reference = "ADC_REF_INTERNAL";
31+
zephyr,resolution = <12>;
32+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
33+
zephyr,vref-mv = <1800>;
34+
};
35+
};

‎samples/drivers/adc/adc_dt/boards/rzn2l_rsk.overlay

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,41 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/ {
8+
zephyr,user {
9+
io-channels = <&adc0 0>, <&adc1 3>;
10+
};
11+
};
12+
13+
&adc0 {
14+
status = "okay";
15+
#address-cells = <1>;
16+
#size-cells = <0>;
17+
18+
channel@0 {
19+
reg = <0>;
20+
zephyr,gain = "ADC_GAIN_1";
21+
zephyr,reference = "ADC_REF_INTERNAL";
22+
zephyr,resolution = <12>;
23+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
24+
zephyr,vref-mv = <1800>;
25+
};
26+
};
27+
28+
&adc1 {
29+
status = "okay";
30+
#address-cells = <1>;
31+
#size-cells = <0>;
32+
33+
channel@3 {
34+
reg = <3>;
35+
zephyr,gain = "ADC_GAIN_1";
36+
zephyr,reference = "ADC_REF_INTERNAL";
37+
zephyr,resolution = <12>;
38+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
39+
zephyr,vref-mv = <1800>;
40+
};
41+
};

‎samples/drivers/adc/adc_dt/boards/rzt2m_rsk_r9a07g075m24gbg_cr520.overlay

Lines changed: 41 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,41 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/ {
8+
zephyr,user {
9+
io-channels = <&adc0 0>, <&adc1 15>;
10+
};
11+
};
12+
13+
&adc0 {
14+
status = "okay";
15+
#address-cells = <1>;
16+
#size-cells = <0>;
17+
18+
channel@0 {
19+
reg = <0>;
20+
zephyr,gain = "ADC_GAIN_1";
21+
zephyr,reference = "ADC_REF_INTERNAL";
22+
zephyr,resolution = <12>;
23+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
24+
zephyr,vref-mv = <1800>;
25+
};
26+
};
27+
28+
&adc1 {
29+
status = "okay";
30+
#address-cells = <1>;
31+
#size-cells = <0>;
32+
33+
channel@15 {
34+
reg = <15>;
35+
zephyr,gain = "ADC_GAIN_1";
36+
zephyr,reference = "ADC_REF_INTERNAL";
37+
zephyr,resolution = <12>;
38+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
39+
zephyr,vref-mv = <1800>;
40+
};
41+
};

‎samples/drivers/adc/adc_dt/boards/rzv2l_smarc_r9a07g054l23gbg_cm33.overlay

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,35 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/ {
8+
zephyr,user {
9+
io-channels = <&adc 0>, <&adc 2>;
10+
};
11+
};
12+
13+
&adc {
14+
status = "okay";
15+
#address-cells = <1>;
16+
#size-cells = <0>;
17+
18+
channel@0 {
19+
reg = <0>;
20+
zephyr,gain = "ADC_GAIN_1";
21+
zephyr,reference = "ADC_REF_INTERNAL";
22+
zephyr,resolution = <12>;
23+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
24+
zephyr,vref-mv = <1800>;
25+
};
26+
27+
channel@2 {
28+
reg = <2>;
29+
zephyr,gain = "ADC_GAIN_1";
30+
zephyr,reference = "ADC_REF_INTERNAL";
31+
zephyr,resolution = <12>;
32+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
33+
zephyr,vref-mv = <1800>;
34+
};
35+
};

‎samples/drivers/adc/adc_sequence/boards/rza3ul_smarc.conf

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
CONFIG_SEQUENCE_RESOLUTION=12

‎samples/drivers/adc/adc_sequence/boards/rza3ul_smarc.overlay

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,35 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/ {
8+
aliases {
9+
adc0 = &adc;
10+
};
11+
};
12+
13+
&adc {
14+
status = "okay";
15+
#address-cells = <1>;
16+
#size-cells = <0>;
17+
18+
channel@0 {
19+
reg = <0>;
20+
zephyr,gain = "ADC_GAIN_1";
21+
zephyr,reference = "ADC_REF_INTERNAL";
22+
zephyr,resolution = <12>;
23+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
24+
zephyr,vref-mv = <1800>;
25+
};
26+
27+
channel@1 {
28+
reg = <1>;
29+
zephyr,gain = "ADC_GAIN_1";
30+
zephyr,reference = "ADC_REF_INTERNAL";
31+
zephyr,resolution = <12>;
32+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
33+
zephyr,vref-mv = <1800>;
34+
};
35+
};

‎samples/drivers/adc/adc_sequence/boards/rzg3s_smarc_r9a08g045s33gbg_cm33.overlay

Lines changed: 0 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -4,7 +4,6 @@
44
* SPDX-License-Identifier: Apache-2.0
55
*/
66

7-
87
/ {
98
aliases {
109
adc0 = &adc;

‎samples/drivers/adc/adc_sequence/boards/rzn2l_rsk.conf

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
CONFIG_SEQUENCE_RESOLUTION=12

‎samples/drivers/adc/adc_sequence/boards/rzn2l_rsk.overlay

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,35 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
*
4+
* SPDX-License-Identifier: Apache-2.0
5+
*/
6+
7+
/ {
8+
aliases {
9+
adc0 = &adc0;
10+
};
11+
};
12+
13+
&adc0 {
14+
status = "okay";
15+
#address-cells = <1>;
16+
#size-cells = <0>;
17+
18+
channel@0 {
19+
reg = <0>;
20+
zephyr,gain = "ADC_GAIN_1";
21+
zephyr,reference = "ADC_REF_INTERNAL";
22+
zephyr,resolution = <12>;
23+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
24+
zephyr,vref-mv = <1800>;
25+
};
26+
27+
channel@2 {
28+
reg = <2>;
29+
zephyr,gain = "ADC_GAIN_1";
30+
zephyr,reference = "ADC_REF_INTERNAL";
31+
zephyr,resolution = <12>;
32+
zephyr,acquisition-time = <ADC_ACQ_TIME_DEFAULT>;
33+
zephyr,vref-mv = <1800>;
34+
};
35+
};

‎samples/drivers/adc/adc_sequence/boards/rzt2m_rsk_r9a07g075m24gbg_cr520.conf

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1 @@
1+
CONFIG_SEQUENCE_RESOLUTION=12

0 commit comments

Comments
 (0)