@@ -81,13 +81,13 @@ struct pdm_io_cfg {
81
81
*@{
82
82
*/
83
83
/** Minimum clock frequency supported by the mic */
84
- uint32_t min_pdm_clk_freq ;
84
+ uint32_t min_pdm_clk_freq ;
85
85
/** Maximum clock frequency supported by the mic */
86
- uint32_t max_pdm_clk_freq ;
86
+ uint32_t max_pdm_clk_freq ;
87
87
/** Minimum duty cycle in % supported by the mic */
88
- uint8_t min_pdm_clk_dc ;
88
+ uint8_t min_pdm_clk_dc ;
89
89
/** Maximum duty cycle in % supported by the mic */
90
- uint8_t max_pdm_clk_dc ;
90
+ uint8_t max_pdm_clk_dc ;
91
91
/**
92
92
* @}
93
93
*/
@@ -97,11 +97,11 @@ struct pdm_io_cfg {
97
97
* @{
98
98
*/
99
99
/** Bit mask to optionally invert PDM clock */
100
- uint8_t pdm_clk_pol ;
100
+ uint8_t pdm_clk_pol ;
101
101
/** Bit mask to optionally invert mic data */
102
- uint8_t pdm_data_pol ;
102
+ uint8_t pdm_data_pol ;
103
103
/** Collection of clock skew values for each PDM port */
104
- uint32_t pdm_clk_skew ;
104
+ uint32_t pdm_clk_skew ;
105
105
/**
106
106
* @}
107
107
*/
@@ -115,13 +115,13 @@ struct pdm_io_cfg {
115
115
*/
116
116
struct pcm_stream_cfg {
117
117
/** PCM sample rate of stream */
118
- uint32_t pcm_rate ;
118
+ uint32_t pcm_rate ;
119
119
/** PCM sample width of stream */
120
- uint8_t pcm_width ;
120
+ uint8_t pcm_width ;
121
121
/** PCM sample block size per transfer */
122
- uint16_t block_size ;
122
+ uint16_t block_size ;
123
123
/** SLAB for DMIC driver to allocate buffers for stream */
124
- struct k_mem_slab * mem_slab ;
124
+ struct k_mem_slab * mem_slab ;
125
125
};
126
126
127
127
/**
@@ -150,26 +150,26 @@ struct pdm_chan_cfg {
150
150
* @name Requested channel map
151
151
* @{
152
152
*/
153
- uint32_t req_chan_map_lo ; /**< Channels 0 to 7 */
154
- uint32_t req_chan_map_hi ; /**< Channels 8 to 15 */
153
+ uint32_t req_chan_map_lo ; /**< Channels 0 to 7 */
154
+ uint32_t req_chan_map_hi ; /**< Channels 8 to 15 */
155
155
/** @} */
156
156
157
157
/**
158
158
* @name Actual channel map that the driver could configure
159
159
* @{
160
160
*/
161
- uint32_t act_chan_map_lo ; /**< Channels 0 to 7 */
162
- uint32_t act_chan_map_hi ; /**< Channels 8 to 15 */
161
+ uint32_t act_chan_map_lo ; /**< Channels 0 to 7 */
162
+ uint32_t act_chan_map_hi ; /**< Channels 8 to 15 */
163
163
/** @} */
164
164
165
165
/** Requested number of channels */
166
- uint8_t req_num_chan ;
166
+ uint8_t req_num_chan ;
167
167
/** Actual number of channels that the driver could configure */
168
- uint8_t act_num_chan ;
168
+ uint8_t act_num_chan ;
169
169
/** Requested number of streams for each channel */
170
- uint8_t req_num_streams ;
170
+ uint8_t req_num_streams ;
171
171
/** Actual number of streams that the driver could configure */
172
- uint8_t act_num_streams ;
172
+ uint8_t act_num_streams ;
173
173
};
174
174
175
175
/**
0 commit comments