Skip to content

Commit ca8d909

Browse files
loopjcfriedt
loopj
authored and
cfriedt
committed
soc: silabs: Add support for additional BG22 SoCs
Adds all known EFR32BG22 SoCs and associated DTS includes. Signed-off-by: James Smith <[email protected]>
1 parent 70b3e7a commit ca8d909

File tree

9 files changed

+217
-0
lines changed

9 files changed

+217
-0
lines changed

‎dts/arm/silabs/xg22/efr32bg22c222f352gm32.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c222f352gm32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C222F352GM32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(352)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c222f352gm40.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c222f352gm40", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C222F352GM40 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(352)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c222f352gn32.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c222f352gn32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C222F352GN32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(352)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512gm32.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512gm32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512GM32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512gm40.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512gm40", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512GM40 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512gn32.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512gn32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512GN32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎dts/arm/silabs/xg22/efr32bg22c224f512im32.dtsi‎

Lines changed: 25 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,25 @@
1+
/*
2+
* Copyright (c) 2021 Sateesh Kotapati
3+
* Copyright (c) 2025 Silicon Laboratories Inc.
4+
*
5+
* SPDX-License-Identifier: Apache-2.0
6+
*/
7+
8+
#include <silabs/xg22/efr32bg22.dtsi>
9+
#include <mem.h>
10+
11+
/ {
12+
soc {
13+
compatible = "silabs,efr32bg22c224f512im32", "silabs,efr32bg22", "silabs,xg22",
14+
"silabs,efr32", "simple-bus";
15+
model = "Silicon Labs EFR32BG22C224F512IM32 SoC";
16+
};
17+
};
18+
19+
&flash0 {
20+
reg = <0x0 DT_SIZE_K(512)>;
21+
};
22+
23+
&sram0 {
24+
reg = <0x20000000 DT_SIZE_K(32)>;
25+
};

‎soc/silabs/silabs_s2/xg22/Kconfig.soc‎

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -23,6 +23,34 @@ config SOC_PART_NUMBER_EFR32BG22C224F512IM40
2323
bool
2424
select SOC_SERIES_EFR32BG22
2525

26+
config SOC_EFR32BG22C224F512IM32
27+
bool
28+
select SOC_SERIES_EFR32BG22
29+
30+
config SOC_EFR32BG22C224F512GN32
31+
bool
32+
select SOC_SERIES_EFR32BG22
33+
34+
config SOC_EFR32BG22C224F512GM40
35+
bool
36+
select SOC_SERIES_EFR32BG22
37+
38+
config SOC_EFR32BG22C224F512GM32
39+
bool
40+
select SOC_SERIES_EFR32BG22
41+
42+
config SOC_EFR32BG22C222F352GN32
43+
bool
44+
select SOC_SERIES_EFR32BG22
45+
46+
config SOC_EFR32BG22C222F352GM40
47+
bool
48+
select SOC_SERIES_EFR32BG22
49+
50+
config SOC_EFR32BG22C222F352GM32
51+
bool
52+
select SOC_SERIES_EFR32BG22
53+
2654
config SOC_EFR32MG22C224F512IM40
2755
bool
2856
select SOC_SERIES_EFR32MG22
@@ -49,6 +77,13 @@ config SOC_SERIES
4977

5078
config SOC
5179
default "efr32bg22c224f512im40" if SOC_PART_NUMBER_EFR32BG22C224F512IM40
80+
default "efr32bg22c224f512im32" if SOC_EFR32BG22C224F512IM32
81+
default "efr32bg22c224f512gn32" if SOC_EFR32BG22C224F512GN32
82+
default "efr32bg22c224f512gm40" if SOC_EFR32BG22C224F512GM40
83+
default "efr32bg22c224f512gm32" if SOC_EFR32BG22C224F512GM32
84+
default "efr32bg22c222f352gn32" if SOC_EFR32BG22C222F352GN32
85+
default "efr32bg22c222f352gm40" if SOC_EFR32BG22C222F352GM40
86+
default "efr32bg22c222f352gm32" if SOC_EFR32BG22C222F352GM32
5287
default "efr32mg22c224f512im40" if SOC_EFR32MG22C224F512IM40
5388
default "efr32mg22c224f512im32" if SOC_EFR32MG22C224F512IM32
5489
default "efr32mg22c224f512gn32" if SOC_EFR32MG22C224F512GN32

‎soc/silabs/soc.yml‎

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -47,6 +47,13 @@ family:
4747
- name: efr32bg22
4848
socs:
4949
- name: efr32bg22c224f512im40
50+
- name: efr32bg22c224f512im32
51+
- name: efr32bg22c224f512gn32
52+
- name: efr32bg22c224f512gm40
53+
- name: efr32bg22c224f512gm32
54+
- name: efr32bg22c222f352gn32
55+
- name: efr32bg22c222f352gm40
56+
- name: efr32bg22c222f352gm32
5057
- name: efr32mg22
5158
socs:
5259
- name: efr32mg22c224f512im40

0 commit comments

Comments
 (0)