Skip to content

Commit d14fe91

Browse files
rettichschnidicarlescufi
authored andcommitted
dts: arm: renesas: rz: Fix unit and first address mismatch
This fixes the following warning: > unit address and first address in 'reg' (0x80280000) don't match for > /soc/sckcr@81280004 Signed-off-by: Reto Schneider <[email protected]>
1 parent 47ea5e3 commit d14fe91

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

dts/arm/renesas/rz/rzt2m.dtsi

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -89,7 +89,7 @@
8989
reg-io-width = <4>;
9090
};
9191

92-
sckcr: sckcr@81280004 {
92+
sckcr: sckcr@80280000 {
9393
/* System Clock Control Register*/
9494
compatible = "syscon";
9595
reg = <0x80280000 0x20>;

0 commit comments

Comments
 (0)