dts: renesas ra: Minimal dts for Renesas RA6M5-series R7FA6M5BH3CFC

Signed-off-by: Piotr Rak <[email protected]>

Author: piotrrak

dts/arm/renesas/ra/r7fa6m5bh3cfc.dtsi

@@ -0,0 +1,10 @@
+/*
+ * Copyright (c) 2024 Piotr Rak <[email protected]>
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#define RA_SOC_PINS 176
+
+#include <renesas/ra/ra6mxxh-common-sp-flash-2MB.dtsi>
+#include <renesas/ra/ra6m-cm33-common.dtsi>

dts/arm/renesas/ra/ra6m-cm33-common.dtsi

@@ -0,0 +1,54 @@
+#include <mem.h>
+#include <freq.h>
+#include <arm/armv8-m.dtsi>
+#include <zephyr/dt-bindings/interrupt-controller/renesas-ra-icu.h>
+
+/ {
+	cpus {
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		cpu@0 {
+			device_type = "cpu";
+			compatible = "arm,cortex-m33";
+			reg = <0>;
+		};
+	};
+
+	sram0: memory0@20000000 {
+		compatible = "mmio-sram";
+                reg = <0x20000000 DT_SIZE_K(512)>;
+        };
+
+        soc {
+		interrupt-parent = <&icu>;
+		icu: interrupt-controller@40006000 {
+			compatible = "renesas,ra-interrupt-controller-unit";
+			reg = <0x40006000 0x40>;
+			reg-names = "icu";
+			interrupt-controller;
+			#interrupt-cells = <3>;
+		};
+
+		ioport0: gpio@40080000 {
+			compatible = "renesas,ra-gpio";
+			reg = <0x40080000 0x20>;
+
+			gpio-controller;
+			#gpio-cells = <2>;
+			ngpios = <16>;
+                        status = "disabled";
+                };
+
+		pinctrl: pinctrl@40080800 {
+			compatible = "renesas,ra-pinctrl";
+			reg = <0x40080800 0x500 0x40080d03 0x1>;
+			reg-names = "pfs", "pmisc_pwpr";
+			status = "okay";
+		};
+        };
+};
+
+&nvic {
+	arm,num-irq-priority-bits = <4>;
+};

dts/arm/renesas/ra/ra6mxxh-common-sp-flash-2MB.dtsi

@@ -0,0 +1,20 @@
+#include <mem.h>
+
+/ {
+
+        soc {
+		fcu: flash-controller@4001c100 {
+			compatible = "renesas,ra-flash-controller";
+                        reg = <0x4001c100 0x42>;
+                        reg-names = "fcache";
+
+			#address-cells = <1>;
+			#size-cells = <1>;
+
+                        flash0: flash0@0 {
+				compatible = "soc-nv-flash";
+				reg = <0x00000000 DT_SIZE_K(2048)>;
+                        };
+                };
+	};
+};