We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent f99084c commit d864ca2Copy full SHA for d864ca2
dts/arm/st/h7/stm32h750.dtsi
@@ -11,6 +11,16 @@
11
dmamux1: dmamux@40020800 {
12
dma-requests= <107>;
13
};
14
+
15
+ ltdc: display-controller@50001000 {
16
+ compatible = "st,stm32-ltdc";
17
+ reg = <0x50001000 0x200>;
18
+ interrupts = <88 0>, <89 0>;
19
+ interrupt-names = "ltdc", "ltdc_er";
20
+ clocks = <&rcc STM32_CLOCK_BUS_APB3 0x000000008>;
21
+ label = "LTDC";
22
+ status = "disabled";
23
+ };
24
25
26
/* System data RAM accessible over AXI bus: AXI SRAM in D1 domain */
0 commit comments