Skip to content

Commit e052fd7

Browse files
ExaltZephyrcfriedt
authored andcommitted
dts: Add SDHC SDIO configuration for STM32
This commit adds the main DTS configurations required to enable SDHC support on STM32. Signed-off-by: Sara Touqan <[email protected]>
1 parent 477d749 commit e052fd7

File tree

1 file changed

+62
-0
lines changed

1 file changed

+62
-0
lines changed

dts/bindings/sdhc/st,stm32-sdio.yaml

Lines changed: 62 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,62 @@
1+
# Copyright (c) 2025 EXALT Technologies.
2+
#
3+
# SPDX-License-Identifier: Apache-2.0
4+
5+
title: STM32 SDIO Host Controller
6+
7+
description: Common properties for STM32 SDIO Host Controller peripheral.
8+
9+
compatible: "st,stm32-sdio"
10+
11+
bus: sd
12+
13+
include: [sdhc.yaml, pinctrl-device.yaml, reset-device.yaml]
14+
15+
properties:
16+
hw-flow-control:
17+
type: boolean
18+
description: Set to enable RTS/CTS flow control at boot time.
19+
20+
sdhi-on-gpios:
21+
type: phandle-array
22+
description: GPIO used to enable/disable the SDHI.
23+
24+
cd-gpios:
25+
type: phandle-array
26+
description: Card detect pin.
27+
28+
clocks:
29+
required: true
30+
31+
reg:
32+
required: true
33+
34+
pinctrl-0:
35+
required: true
36+
37+
pinctrl-names:
38+
required: true
39+
40+
support-1-8-v:
41+
type: boolean
42+
description: |
43+
When defined, it indicates that the external SDIO circuit supports 1.8V signaling.
44+
45+
bus-width:
46+
type: int
47+
default: 1
48+
description: |
49+
Bus width for SDMMC access, defaults to the minimum necessary
50+
number of bus lines.
51+
enum:
52+
- 1
53+
- 4
54+
- 8
55+
56+
clk-div:
57+
type: int
58+
default: 1
59+
description: |
60+
Clock division factor for SDMMC. Typically the clock operates at 25MHz so
61+
a division factor of 2 would be 25MHz / 2 = 12.5MHz.
62+
The valid range is 0 to 1023.

0 commit comments

Comments
 (0)