Skip to content

Commit e8fedcc

Browse files
boards: renesas: Add support for Renesas ek_ra4c1 board
Add support for Renesas ek_ra4c1 board Signed-off-by: Khoa Nguyen <[email protected]>
1 parent f9293d6 commit e8fedcc

File tree

9 files changed

+423
-0
lines changed

9 files changed

+423
-0
lines changed
Lines changed: 5 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,5 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
config BOARD_EK_RA4C1
5+
select SOC_R7FA4C1BD3CFP

boards/renesas/ek_ra4c1/board.cmake

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,8 @@
1+
# Copyright (c) 2025 Renesas Electronics Corporation
2+
# SPDX-License-Identifier: Apache-2.0
3+
4+
board_runner_args(jlink "--device=R7FA4C1BD")
5+
board_runner_args(pyocd "--target=R7FA4C1BD")
6+
7+
include(${ZEPHYR_BASE}/boards/common/jlink.board.cmake)
8+
include(${ZEPHYR_BASE}/boards/common/pyocd.board.cmake)

boards/renesas/ek_ra4c1/board.yml

Lines changed: 6 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,6 @@
1+
board:
2+
name: ek_ra4c1
3+
full_name: RA4C1 Evaluation Kit
4+
vendor: renesas
5+
socs:
6+
- name: r7fa4c1bd3cfp
48.8 KB
Binary file not shown.

boards/renesas/ek_ra4c1/doc/index.rst

Lines changed: 116 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,116 @@
1+
.. zephyr:board:: ek_ra4c1
2+
3+
Overview
4+
********
5+
6+
The EK-RA4C1, an Evaluation Kit for the RA4 Series, enables users to seamlessly evaluate
7+
the features of the RA4C1 MCU group. The users can use rich on-board features along with
8+
their choice of popular ecosystems add-ons to bring their big ideas to life.
9+
10+
The key features of the EK-RA4C1 board are categorized in three groups (consistent with
11+
the architecture of the kit) as follows:
12+
13+
**Renesas RA4C1 Microcontroller Group**
14+
15+
- R7FA4C1BD3CFP MCU (referred to as RA MCU)
16+
- 80 MHz, Arm® Cortex®-M33 core
17+
- 512 KB Code Flash, 96 KB SRAM
18+
- 100 pins, LQFP package
19+
- Native pin access through 3 x 26-pin headers (not populated)
20+
- Tamper Detection embedded into J4
21+
- Segment LCD Board Interface
22+
- MCU current measurement points for precision current consumption measurement
23+
- Multiple clock sources – RA MCU oscillator and sub-clock oscillator crystals,
24+
providing precision 8.000 MHz and 32,768 Hz reference clocks. Additional low-precision
25+
clocks are available internal to the RA MCU
26+
27+
**System Control and Ecosystem Access**
28+
29+
- Two 5 V input sources
30+
31+
- USB (Debug)
32+
- External Power Supply 2-pin header (not populated)
33+
34+
- Three Debug modes
35+
36+
- Debug on-board (SWD)
37+
- Debug in (SWD)
38+
- Debug out (SWD, SWO and JTAG)
39+
40+
- User LEDs and buttons
41+
42+
- Three User LEDs (red, blue, green)
43+
- Power LED (white) indicating availability of regulated power
44+
- Debug LED (yellow) indicating the debug connection
45+
- Two User buttons
46+
- One Reset button
47+
48+
- Five most popular ecosystems expansions
49+
50+
- Two Seeed Grove® system (I2C/Analog) connectors (not populated)
51+
- SparkFun® Qwiic® connector (not populated)
52+
- Two Digilent PmodTM (SPI, UART and I2C) connectors
53+
- Arduino™ (UNO R3) connector
54+
- MikroElektronikaTM mikroBUS connector (not populated)
55+
56+
- MCU boot configuration jumper
57+
- Low Voltage Mode voltage input and operation
58+
59+
**Special Feature Access**
60+
- 32 MB (256 Mb) External Quad-SPI Flash
61+
- CAN-FD (3-pin header)
62+
- External Battery Connector
63+
- Configuration Switch
64+
65+
Hardware
66+
********
67+
68+
Detailed hardware features can be found at:
69+
- RA4C1 MCU: `RA4C1 Group User's Manual Hardware`_
70+
- EK-RA4C1 board: `EK-RA4C1 - User's Manual`_
71+
72+
Supported Features
73+
==================
74+
75+
.. zephyr:board-supported-hw::
76+
77+
Programming and Debugging
78+
*************************
79+
80+
.. zephyr:board-supported-runners::
81+
82+
Flashing
83+
========
84+
85+
Program can be flashed to EK-RA4C1 via the on-board SEGGER J-Link debugger.
86+
SEGGER J-link's drivers are avaialbe at https://www.segger.com/downloads/jlink/
87+
88+
To flash the program to board
89+
90+
1. Connect to J-Link OB via USB port to host PC
91+
92+
2. Make sure J-Link OB jumper is in default configuration as describe in `EK-RA4C1 - User's Manual`_.
93+
Note: SW4-4 needs to be set to OFF
94+
95+
3. Execute west command
96+
97+
.. code-block:: console
98+
99+
west flash -r jlink
100+
101+
References
102+
**********
103+
104+
.. target-notes::
105+
106+
.. _EK-RA4C1 Website:
107+
https://www.renesas.com/en/design-resources/boards-kits/ek-ra4c1
108+
109+
.. _RA4C1 MCU group Website:
110+
https://www.renesas.com/en/products/ra4c1
111+
112+
.. _EK-RA4C1 - User's Manual:
113+
https://www.renesas.com/en/document/mat/ek-ra4c1-users-manual
114+
115+
.. _RA4C1 Group User's Manual Hardware:
116+
https://www.renesas.com/en/document/mah/ra4c1-group-users-manual-hardware
Lines changed: 58 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,58 @@
1+
/*
2+
* Copyright (c) 2025 Renesas Electronics Corporation
3+
* SPDX-License-Identifier: Apache-2.0
4+
*/
5+
6+
&pinctrl {
7+
sci4_default: sci4_default {
8+
group1 {
9+
/* tx rx */
10+
psels = <RA_PSEL(RA_PSEL_SCI_0, 2, 7)>,
11+
<RA_PSEL(RA_PSEL_SCI_0, 2, 6)>;
12+
};
13+
};
14+
15+
spi0_default: spi0_default {
16+
group1 {
17+
/* MISO MOSI RSPCK SSL */
18+
psels = <RA_PSEL(RA_PSEL_SPI, 1, 10)>,
19+
<RA_PSEL(RA_PSEL_SPI, 1, 9)>,
20+
<RA_PSEL(RA_PSEL_SPI, 1, 11)>,
21+
<RA_PSEL(RA_PSEL_SPI, 1, 12)>;
22+
};
23+
};
24+
25+
adc0_default: adc0_default {
26+
group1 {
27+
/* input */
28+
psels = <RA_PSEL(RA_PSEL_ADC, 0, 2)>;
29+
renesas,analog-enable;
30+
};
31+
};
32+
33+
pwm4_default: pwm4_default {
34+
group1 {
35+
/* GTIOC4A GTIOC4B */
36+
psels = <RA_PSEL(RA_PSEL_GPT1, 3, 2)>,
37+
<RA_PSEL(RA_PSEL_GPT1, 3, 1)>;
38+
};
39+
};
40+
41+
iic1_default: iic1_default {
42+
group1 {
43+
/* SCL1 SDA1 */
44+
psels = <RA_PSEL(RA_PSEL_I2C, 4, 0)>,
45+
<RA_PSEL(RA_PSEL_I2C, 4, 1)>;
46+
drive-strength = "medium";
47+
};
48+
};
49+
50+
canfd0_default: canfd0_default {
51+
group1 {
52+
/* CRX0 CTX0 */
53+
psels = <RA_PSEL(RA_PSEL_CANFD, 1, 3)>,
54+
<RA_PSEL(RA_PSEL_CANFD, 1, 2)>;
55+
drive-strength = "high";
56+
};
57+
};
58+
};

0 commit comments

Comments
 (0)