Skip to content

Commit f71fce6

Browse files
Phuc Phamnhutnguyenkc
Phuc Pham
authored and
nhutnguyenkc
committed
dts: renesas: Add I2C support for Renesas RZ/A3UL, T2M, N2L, V2L
Add I2C nodes to Renesas RZ/A3UL, T2M, N2L, V2L Signed-off-by: Phuc Pham <[email protected]> Signed-off-by: Nhut Nguyen <[email protected]>
1 parent e8d8806 commit f71fce6

File tree

4 files changed

+222
-0
lines changed

4 files changed

+222
-0
lines changed

‎dts/arm/renesas/rz/rzn/r9a07g084.dtsi

Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@
66
#include <mem.h>
77
#include <arm/armv8-r.dtsi>
88
#include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
9+
#include <dt-bindings/i2c/i2c.h>
910

1011
/ {
1112
#address-cells = <1>;
@@ -1034,5 +1035,50 @@
10341035
status = "disabled";
10351036
};
10361037
};
1038+
1039+
i2c0: i2c@80043000 {
1040+
compatible = "renesas,rz-iic";
1041+
channel = <0>;
1042+
clock-frequency = <I2C_BITRATE_STANDARD>;
1043+
#address-cells = <1>;
1044+
#size-cells = <0>;
1045+
reg = <0x80043000 0x400>;
1046+
interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1047+
<GIC_SPI 309 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1048+
<GIC_SPI 310 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1049+
<GIC_SPI 311 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
1050+
interrupt-names = "eri", "rxi", "txi", "tei";
1051+
status = "disabled";
1052+
};
1053+
1054+
i2c1: i2c@80043400 {
1055+
compatible = "renesas,rz-iic";
1056+
channel = <1>;
1057+
clock-frequency = <I2C_BITRATE_STANDARD>;
1058+
#address-cells = <1>;
1059+
#size-cells = <0>;
1060+
reg = <0x80043400 0x400>;
1061+
interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1062+
<GIC_SPI 313 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1063+
<GIC_SPI 314 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1064+
<GIC_SPI 315 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
1065+
interrupt-names = "eri", "rxi", "txi", "tei";
1066+
status = "disabled";
1067+
};
1068+
1069+
i2c2: i2c@81008000 {
1070+
compatible = "renesas,rz-iic";
1071+
channel = <2>;
1072+
clock-frequency = <I2C_BITRATE_STANDARD>;
1073+
#address-cells = <1>;
1074+
#size-cells = <0>;
1075+
reg = <0x81008000 0x400>;
1076+
interrupts = <GIC_SPI 439 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1077+
<GIC_SPI 440 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1078+
<GIC_SPI 441 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1079+
<GIC_SPI 442 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
1080+
interrupt-names = "eri", "rxi", "txi", "tei";
1081+
status = "disabled";
1082+
};
10371083
};
10381084
};

‎dts/arm/renesas/rz/rzt/r9a07g075.dtsi

Lines changed: 46 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -8,6 +8,7 @@
88
#include <mem.h>
99
#include <arm/armv8-r.dtsi>
1010
#include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
11+
#include <dt-bindings/i2c/i2c.h>
1112

1213
/ {
1314
compatible = "renesas,r9a07g075";
@@ -1032,5 +1033,50 @@
10321033
status = "disabled";
10331034
};
10341035
};
1036+
1037+
i2c0: i2c@80043000 {
1038+
compatible = "renesas,rz-iic";
1039+
channel = <0>;
1040+
clock-frequency = <I2C_BITRATE_STANDARD>;
1041+
#address-cells = <1>;
1042+
#size-cells = <0>;
1043+
reg = <0x80043000 0x400>;
1044+
interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1045+
<GIC_SPI 309 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1046+
<GIC_SPI 310 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1047+
<GIC_SPI 311 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
1048+
interrupt-names = "eri", "rxi", "txi", "tei";
1049+
status = "disabled";
1050+
};
1051+
1052+
i2c1: i2c@80043400 {
1053+
compatible = "renesas,rz-iic";
1054+
channel = <1>;
1055+
clock-frequency = <I2C_BITRATE_STANDARD>;
1056+
#address-cells = <1>;
1057+
#size-cells = <0>;
1058+
reg = <0x80043400 0x400>;
1059+
interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1060+
<GIC_SPI 313 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1061+
<GIC_SPI 314 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1062+
<GIC_SPI 315 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
1063+
interrupt-names = "eri", "rxi", "txi", "tei";
1064+
status = "disabled";
1065+
};
1066+
1067+
i2c2: i2c@81008000 {
1068+
compatible = "renesas,rz-iic";
1069+
channel = <2>;
1070+
clock-frequency = <I2C_BITRATE_STANDARD>;
1071+
#address-cells = <1>;
1072+
#size-cells = <0>;
1073+
reg = <0x81008000 0x400>;
1074+
interrupts = <GIC_SPI 439 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
1075+
<GIC_SPI 440 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1076+
<GIC_SPI 441 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
1077+
<GIC_SPI 442 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
1078+
interrupt-names = "eri", "rxi", "txi", "tei";
1079+
status = "disabled";
1080+
};
10351081
};
10361082
};

‎dts/arm/renesas/rz/rzv/r9a07g054.dtsi

Lines changed: 53 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -6,6 +6,7 @@
66
#include <arm/armv8-m.dtsi>
77
#include <mem.h>
88
#include <freq.h>
9+
#include <dt-bindings/i2c/i2c.h>
910

1011
/ {
1112
compatible = "renesas,r9a07g054";
@@ -683,6 +684,58 @@
683684
status = "disabled";
684685
};
685686
};
687+
688+
i2c0: i2c@40058000 {
689+
compatible = "renesas,rz-riic";
690+
channel = <0>;
691+
clock-frequency = <I2C_BITRATE_STANDARD>;
692+
#address-cells = <1>;
693+
#size-cells = <0>;
694+
reg = <0x40058000 DT_SIZE_K(1)>;
695+
interrupts = <348 1>, <349 1>, <350 1>, <351 1>,
696+
<352 1>, <353 1>, <354 1>, <355 1>;
697+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
698+
status = "disabled";
699+
};
700+
701+
i2c1: i2c@40058400 {
702+
compatible = "renesas,rz-riic";
703+
channel = <1>;
704+
clock-frequency = <I2C_BITRATE_STANDARD>;
705+
#address-cells = <1>;
706+
#size-cells = <0>;
707+
reg = <0x40058400 DT_SIZE_K(1)>;
708+
interrupts = <356 1>, <357 1>, <358 1>, <359 1>,
709+
<360 1>, <361 1>, <362 1>, <363 1>;
710+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
711+
status = "disabled";
712+
};
713+
714+
i2c2: i2c@40058800 {
715+
compatible = "renesas,rz-riic";
716+
channel = <2>;
717+
clock-frequency = <I2C_BITRATE_STANDARD>;
718+
#address-cells = <1>;
719+
#size-cells = <0>;
720+
reg = <0x40058800 DT_SIZE_K(1)>;
721+
interrupts = <364 1>, <365 1>, <366 1>, <367 1>,
722+
<368 1>, <369 1>, <370 1>, <371 1>;
723+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
724+
status = "disabled";
725+
};
726+
727+
i2c3: i2c@40058c00 {
728+
compatible = "renesas,rz-riic";
729+
channel = <3>;
730+
clock-frequency = <I2C_BITRATE_STANDARD>;
731+
#address-cells = <1>;
732+
#size-cells = <0>;
733+
reg = <0x40058c00 DT_SIZE_K(1)>;
734+
interrupts = <372 1>, <373 1>, <374 1>, <375 1>,
735+
<376 1>, <377 1>, <378 1>, <379 1>;
736+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
737+
status = "disabled";
738+
};
686739
};
687740
};
688741

‎dts/arm64/renesas/rz/rza/r9a07g063.dtsi

Lines changed: 77 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -9,6 +9,7 @@
99
#include <arm64/armv8-a.dtsi>
1010
#include <zephyr/dt-bindings/interrupt-controller/arm-gic.h>
1111
#include <zephyr/dt-bindings/gpio/gpio.h>
12+
#include <dt-bindings/i2c/i2c.h>
1213

1314
/ {
1415
compatible = "renesas,r9a07g063";
@@ -329,5 +330,81 @@
329330
interrupt-names = "eri", "bri", "rxi", "txi", "tei";
330331
status = "disabled";
331332
};
333+
334+
i2c0: i2c@10058000 {
335+
compatible = "renesas,rz-riic";
336+
channel = <0>;
337+
clock-frequency = <I2C_BITRATE_STANDARD>;
338+
#address-cells = <1>;
339+
#size-cells = <0>;
340+
reg = <0x10058000 DT_SIZE_K(1)>;
341+
interrupts = <GIC_SPI 348 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
342+
<GIC_SPI 349 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
343+
<GIC_SPI 350 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
344+
<GIC_SPI 351 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
345+
<GIC_SPI 352 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
346+
<GIC_SPI 353 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
347+
<GIC_SPI 354 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
348+
<GIC_SPI 355 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
349+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
350+
status = "disabled";
351+
};
352+
353+
i2c1: i2c@10058400 {
354+
compatible = "renesas,rz-riic";
355+
channel = <1>;
356+
clock-frequency = <I2C_BITRATE_STANDARD>;
357+
#address-cells = <1>;
358+
#size-cells = <0>;
359+
reg = <0x10058400 DT_SIZE_K(1)>;
360+
interrupts = <GIC_SPI 356 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
361+
<GIC_SPI 357 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
362+
<GIC_SPI 358 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
363+
<GIC_SPI 359 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
364+
<GIC_SPI 360 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
365+
<GIC_SPI 361 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
366+
<GIC_SPI 362 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
367+
<GIC_SPI 363 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
368+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
369+
status = "disabled";
370+
};
371+
372+
i2c2: i2c@10058800 {
373+
compatible = "renesas,rz-riic";
374+
channel = <2>;
375+
clock-frequency = <I2C_BITRATE_STANDARD>;
376+
#address-cells = <1>;
377+
#size-cells = <0>;
378+
reg = <0x10058800 DT_SIZE_K(1)>;
379+
interrupts = <GIC_SPI 364 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
380+
<GIC_SPI 365 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
381+
<GIC_SPI 366 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
382+
<GIC_SPI 367 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
383+
<GIC_SPI 368 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
384+
<GIC_SPI 369 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
385+
<GIC_SPI 370 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
386+
<GIC_SPI 371 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
387+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
388+
status = "disabled";
389+
};
390+
391+
i2c3: i2c@10058c00 {
392+
compatible = "renesas,rz-riic";
393+
channel = <3>;
394+
clock-frequency = <I2C_BITRATE_STANDARD>;
395+
#address-cells = <1>;
396+
#size-cells = <0>;
397+
reg = <0x10058c00 DT_SIZE_K(1)>;
398+
interrupts = <GIC_SPI 372 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
399+
<GIC_SPI 373 IRQ_TYPE_EDGE IRQ_DEFAULT_PRIORITY>,
400+
<GIC_SPI 374 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
401+
<GIC_SPI 375 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
402+
<GIC_SPI 376 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
403+
<GIC_SPI 377 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
404+
<GIC_SPI 378 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>,
405+
<GIC_SPI 379 IRQ_TYPE_LEVEL IRQ_DEFAULT_PRIORITY>;
406+
interrupt-names = "rxi", "txi", "tei", "naki", "spi", "sti", "ali", "tmoi";
407+
status = "disabled";
408+
};
332409
};
333410
};

0 commit comments

Comments
 (0)