Skip to content

Commit f8330b5

Browse files
singular0770kartben
authored andcommitted
dts: xilinx: add cadence spi controllers to zynqmp.dtsi
Adds spi controller nodes for Cadence SPI controllers in zynqmp.dtsi. Signed-off-by: Michael Estes <[email protected]>
1 parent 016f455 commit f8330b5

File tree

1 file changed

+26
-1
lines changed

1 file changed

+26
-1
lines changed

dts/arm/xilinx/zynqmp.dtsi

Lines changed: 26 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -304,6 +304,31 @@
304304
IRQ_DEFAULT_PRIORITY>;
305305
reg = <0xfd070000 0x30000>;
306306
};
307-
};
308307

308+
spi0: spi@ff040000 {
309+
compatible = "cdns,spi";
310+
reg = <0xff040000 0x1000>;
311+
status = "disabled";
312+
interrupts = <GIC_SPI 19 IRQ_TYPE_LEVEL
313+
IRQ_DEFAULT_PRIORITY>;
314+
#address-cells = <1>;
315+
#size-cells = <0>;
316+
fifo-width = <8>;
317+
rx-fifo-depth = <128>;
318+
tx-fifo-depth = <128>;
319+
};
320+
321+
spi1: spi@ff050000 {
322+
compatible = "cdns,spi";
323+
reg = <0xff050000 0x1000>;
324+
status = "disabled";
325+
interrupts = <GIC_SPI 20 IRQ_TYPE_LEVEL
326+
IRQ_DEFAULT_PRIORITY>;
327+
#address-cells = <1>;
328+
#size-cells = <0>;
329+
fifo-width = <8>;
330+
rx-fifo-depth = <128>;
331+
tx-fifo-depth = <128>;
332+
};
333+
};
309334
};

0 commit comments

Comments
 (0)