Skip to content

Commit f8f87c0

Browse files
tokangaskartben
authored andcommitted
boards: nrf9280pdk: Fix LED pins for rev. 0.2.0 with IronSide
LED pins need to be set in the cpuapp/iron rev. 0.2.0 overlay. Signed-off-by: Tommi Kangas <[email protected]>
1 parent 863a766 commit f8f87c0

File tree

1 file changed

+45
-0
lines changed

1 file changed

+45
-0
lines changed

boards/nordic/nrf9280pdk/nrf9280pdk_nrf9280_cpuapp_iron_0_2_0.overlay

Lines changed: 45 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -5,3 +5,48 @@
55
*/
66

77
#include "nrf9280pdk_nrf9280-pinctrl_0_2_0.dtsi"
8+
9+
/ {
10+
aliases {
11+
pwm-led0 = &pwm_led2; /* Alias for compatibility with samples that use pwm-led0 */
12+
};
13+
14+
leds {
15+
compatible = "gpio-leds";
16+
17+
led0: led_0 {
18+
gpios = <&gpio9 0 GPIO_ACTIVE_HIGH>;
19+
label = "Green LED 0";
20+
};
21+
22+
led1: led_1 {
23+
gpios = <&gpio9 1 GPIO_ACTIVE_HIGH>;
24+
label = "Green LED 1";
25+
};
26+
27+
led2: led_2 {
28+
gpios = <&gpio9 2 GPIO_ACTIVE_HIGH>;
29+
label = "Green LED 2";
30+
};
31+
32+
led3: led_3 {
33+
gpios = <&gpio9 3 GPIO_ACTIVE_HIGH>;
34+
label = "Green LED 3";
35+
};
36+
};
37+
38+
pwmleds {
39+
compatible = "pwm-leds";
40+
41+
/delete-node/ pwm_led_0;
42+
43+
/*
44+
* There is no valid hardware configuration to pass PWM signal on pins 0 and 1.
45+
* First valid config is P9.2. This corresponds to LED 2.
46+
* Signal on PWM130's channel 0 can be passed directly on GPIO Port 9 pin 2.
47+
*/
48+
pwm_led2: pwm_led_2 {
49+
pwms = <&pwm130 0 PWM_MSEC(20) PWM_POLARITY_NORMAL>;
50+
};
51+
};
52+
};

0 commit comments

Comments
 (0)