Skip to content

Commit ff9c2f4

Browse files
pbalsundarnashif
authored andcommitted
dts: arm64: intel: add dts node for dma controller for agilex5
add dts support for dma to accomodate dma driver bringup on agilex5 Signed-off-by: Balsundar Ponnusamy <[email protected]>
1 parent 3ab212c commit ff9c2f4

File tree

1 file changed

+35
-0
lines changed

1 file changed

+35
-0
lines changed

dts/arm64/intel/intel_socfpga_agilex5.dtsi

Lines changed: 35 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -239,4 +239,39 @@
239239
status = "disabled";
240240
};
241241

242+
dma0: dma@10DB0000 {
243+
compatible = "snps,designware-dma-axi";
244+
#dma-cells = <1>;
245+
reg = <0x10DB0000 0x1000>;
246+
interrupt-parent = <&gic>;
247+
interrupts = <GIC_SPI 81 IRQ_TYPE_LEVEL
248+
IRQ_DEFAULT_PRIORITY>,
249+
<GIC_SPI 82 IRQ_TYPE_LEVEL
250+
IRQ_DEFAULT_PRIORITY>,
251+
<GIC_SPI 83 IRQ_TYPE_LEVEL
252+
IRQ_DEFAULT_PRIORITY>,
253+
<GIC_SPI 84 IRQ_TYPE_LEVEL
254+
IRQ_DEFAULT_PRIORITY>;
255+
dma-channels = <4>;
256+
resets = <&reset RSTMGR_DMA_RSTLINE>;
257+
status = "disabled";
258+
};
259+
260+
dma1: dma@10DC0000 {
261+
compatible = "snps,designware-dma-axi";
262+
#dma-cells = <1>;
263+
reg = <0x10DC0000 0x1000>;
264+
interrupt-parent = <&gic>;
265+
interrupts = <GIC_SPI 166 IRQ_TYPE_LEVEL
266+
IRQ_DEFAULT_PRIORITY>,
267+
<GIC_SPI 167 IRQ_TYPE_LEVEL
268+
IRQ_DEFAULT_PRIORITY>,
269+
<GIC_SPI 168 IRQ_TYPE_LEVEL
270+
IRQ_DEFAULT_PRIORITY>,
271+
<GIC_SPI 169 IRQ_TYPE_LEVEL
272+
IRQ_DEFAULT_PRIORITY>;
273+
dma-channels = <4>;
274+
resets = <&reset RSTMGR_DMA_RSTLINE>;
275+
status = "disabled";
276+
};
242277
};

0 commit comments

Comments
 (0)