-
Notifications
You must be signed in to change notification settings - Fork 8.3k
drivers: dma: dma_nxp_edma: add support for EDMAv5 #78340
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
drivers: dma: dma_nxp_edma: add support for EDMAv5 #78340
Conversation
|
The following west manifest projects have been modified in this Pull Request:
Note: This message is automatically posted and updated by the Manifest GitHub Action. |
|
@teburd what's the policy of the DMA subsystem w.r.t the warnings issued by |
|
@dleach02 I will be assigning this to you as I will be out of office this week. |
ddd14a0 to
f04b935
Compare
|
Rebased and fixed |
Update hal_nxp hash to point to the latest version. Signed-off-by: Laurentiu Mihalcea <[email protected]>
Some EDMA versions may have the channel MUX register in the MP region. To support this scenario, use the `EDMA_HAS_MP_MUX_FLAG` flag to figure out which channel MUX register to use (TCD or MP). Signed-off-by: Laurentiu Mihalcea <[email protected]>
On some EDMA versions, some TCD registers (e.g: SADDR, DADDR, SLAST, DLAST, etc...) are extended to 64 bits via adding a new HIGH register holding the value of bits [63:32]. Since, for now, the driver doesn't support 64-bit addresses, this scenario is supported by sign-extending the 32-bit value written to SLAST/DLAST. SADDR and DADDR are taken care of on HAL side. Signed-off-by: Laurentiu Mihalcea <[email protected]>
f04b935 to
7ab808e
Compare
|
Dependency merged. Rebased and updated hal_nxp hash. |
These are warnings and should be looked at, but may be ignored if the suggestion results in less readable code today. Ideally we'd get to a place where clang-format is so good we just default to it, but there's some places where it can still do a worse job today. |

For now, this sums up to supporting some 64-bit TCD registers and the MUX register being in the MP range.