Skip to content

Conversation

@ycsin
Copy link
Member

@ycsin ycsin commented Nov 9, 2024

Add qemu_riscv64/qemu_virt_riscv64/smp to the list of integration_platforms.

@ycsin ycsin requested a review from peter-mitsis November 9, 2024 05:29
Add `qemu_riscv64/qemu_virt_riscv64/smp` to the list of
integration_platforms.

Signed-off-by: Yong Cong Sin <[email protected]>
@zephyrbot zephyrbot added area: Benchmarks size: XS A PR changing only a single line of code labels Nov 9, 2024
@zephyrbot zephyrbot requested review from dcpleung and nashif November 9, 2024 05:30
@ycsin ycsin force-pushed the pr/benchmark-latency-add-riscv branch from e2a6122 to 2c69ddc Compare November 9, 2024 05:30
@nashif nashif merged commit 70abb60 into zephyrproject-rtos:main Nov 16, 2024
18 checks passed
@ycsin ycsin deleted the pr/benchmark-latency-add-riscv branch November 17, 2024 16:41
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

area: Benchmarks size: XS A PR changing only a single line of code

Projects

None yet

Development

Successfully merging this pull request may close these issues.

6 participants