Skip to content

Commit a54906b

Browse files
committed
std.debug.cpu_context: make arch-specific implementations private
1 parent e4f0c62 commit a54906b

File tree

1 file changed

+10
-10
lines changed

1 file changed

+10
-10
lines changed

lib/std/debug/cpu_context.zig

Lines changed: 10 additions & 10 deletions
Original file line numberDiff line numberDiff line change
@@ -297,7 +297,7 @@ pub fn fromWindowsContext(ctx: *const std.os.windows.CONTEXT) Native {
297297
};
298298
}
299299

300-
pub const X86 = struct {
300+
const X86 = struct {
301301
/// The first 8 registers here intentionally match the order of registers in the x86 instruction
302302
/// encoding. This order is inherited by the PUSHA instruction and the DWARF register mappings,
303303
/// among other things.
@@ -356,7 +356,7 @@ pub const X86 = struct {
356356
}
357357
};
358358

359-
pub const X86_64 = struct {
359+
const X86_64 = struct {
360360
/// The order here intentionally matches the order of the DWARF register mappings. It's unclear
361361
/// where those mappings actually originated from---the ordering of the first 4 registers seems
362362
/// quite unusual---but it is currently convenient for us to match DWARF.
@@ -426,7 +426,7 @@ pub const X86_64 = struct {
426426
}
427427
};
428428

429-
pub const Arm = struct {
429+
const Arm = struct {
430430
/// The numbered general-purpose registers R0 - R15.
431431
r: [16]u32,
432432

@@ -480,7 +480,7 @@ pub const Arm = struct {
480480
};
481481

482482
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
483-
pub const Aarch64 = extern struct {
483+
const Aarch64 = extern struct {
484484
/// The numbered general-purpose registers X0 - X30.
485485
x: [31]u64,
486486
sp: u64,
@@ -542,7 +542,7 @@ pub const Aarch64 = extern struct {
542542
};
543543

544544
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
545-
pub const Hexagon = extern struct {
545+
const Hexagon = extern struct {
546546
/// The numbered general-purpose registers r0 - r31.
547547
r: [32]u32,
548548
pc: u32,
@@ -610,7 +610,7 @@ pub const Hexagon = extern struct {
610610
};
611611

612612
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
613-
pub const LoongArch = extern struct {
613+
const LoongArch = extern struct {
614614
/// The numbered general-purpose registers r0 - r31. r0 must be zero.
615615
r: [32]Gpr,
616616
pc: Gpr,
@@ -712,7 +712,7 @@ pub const LoongArch = extern struct {
712712
};
713713

714714
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
715-
pub const Mips = extern struct {
715+
const Mips = extern struct {
716716
/// The numbered general-purpose registers r0 - r31. r0 must be zero.
717717
r: [32]Gpr,
718718
pc: Gpr,
@@ -834,7 +834,7 @@ pub const Mips = extern struct {
834834
};
835835

836836
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
837-
pub const Powerpc = extern struct {
837+
const Powerpc = extern struct {
838838
/// The numbered general-purpose registers r0 - r31.
839839
r: [32]Gpr,
840840
pc: Gpr,
@@ -990,7 +990,7 @@ pub const Powerpc = extern struct {
990990
};
991991

992992
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
993-
pub const Riscv = extern struct {
993+
const Riscv = extern struct {
994994
/// The numbered general-purpose registers r0 - r31. r0 must be zero.
995995
r: [32]Gpr,
996996
pc: Gpr,
@@ -1096,7 +1096,7 @@ pub const Riscv = extern struct {
10961096
};
10971097

10981098
/// This is an `extern struct` so that inline assembly in `current` can use field offsets.
1099-
pub const S390x = extern struct {
1099+
const S390x = extern struct {
11001100
/// The numbered general-purpose registers r0 - r15.
11011101
r: [16]u64,
11021102
/// The program counter.

0 commit comments

Comments
 (0)