Skip to content
View 16srivarshitha's full-sized avatar
2 followers · 7 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report 16srivarshitha

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
16srivarshitha/README.md

Hi there, I'm Srivarshitha 👋

ECE Student at IIIT Hyderabad

Building systems that think, one layer at a time

🔍 About Me

I work at the boundary where silicon meets intelligence—from the circuits that power computation to the algorithms that learn from it. My interests span the full stack: gates, pipelines, instructions, and the models they enable.

🚀 Current Explorations

  • Learning Systems

    • Investigating how networks encode and compress information
    • Building attention mechanisms and sequence models
    • Exploring the geometry of learned representations

  • Performance & Execution

    • Modeling instruction flow and speculation behavior
    • Analyzing micro-architectural bottlenecks
    • Optimization strategies across the compute stack

  • Circuit Design

    • Layout and simulation of custom logic
    • Physical implementation workflows
    • Transistor-level design exploration

⚡ Technical Arsenal

Core Languages

C C++ Python Verilog

Frameworks & Tools

PyTorch NumPy Git Linux

Hardware & Simulation

RISC-V NGSPICE Magic VLSI

💬 Let's Connect

Interested in collaboration on performance modeling, learning architectures, or hardware-software co-design projects.

Pinned Loading

  1. Sequential_Processor_RISCV Sequential_Processor_RISCV Public

    RISC-V processors: single-cycle baseline, multi-cycle FSM, and pipelined with hazard detection. Includes timing analysis and performance comparison.

    Verilog

  2. riscv-sim-cpp riscv-sim-cpp Public

    A performance-focused RV32I Instruction Set Simulator (ISS) in C++ featuring cycle-accurate timing models, microarchitectural statistics, and automated CI verification.

    Makefile

  3. Transformer_using_pytorch Transformer_using_pytorch Public

    Jupyter Notebook

  4. tt-metal tt-metal Public

    Forked from tenstorrent/tt-metal

    🤘 TT-NN operator library, and TT-Metalium low level kernel programming model.

    C++

  5. beta-vae-fashion-mnist beta-vae-fashion-mnist Public

    experimenting with vae on mnist

    Python

  6. Digital-Audio-Processing-Engine Digital-Audio-Processing-Engine Public

    MATLAB