Skip to content

Conversation

@amilendra
Copy link
Contributor


name: Pull request
about: Technical issues, document format problems, bugs in scripts or feature proposal.


Thank you for submitting a pull request!

If this PR is about a bugfix:

Please use the bugfix label and make sure to go through the checklist below.

If this PR is about a proposal:

We are looking forward to evaluate your proposal, and if possible to
make it part of the Arm C Language Extension (ACLE) specifications.

We would like to encourage you reading through the contribution
guidelines
, in particular the section on submitting
a proposal
.

Please use the proposal label.

As for any pull request, please make sure to go through the below
checklist.

Checklist: (mark with X those which apply)

  • If an issue reporting the bug exists, I have mentioned it in the
    PR (do not bother creating the issue if all you want to do is
    fixing the bug yourself).
  • I have added/updated the SPDX-FileCopyrightText lines on top
    of any file I have edited. Format is SPDX-FileCopyrightText: Copyright {year} {entity or name} <{contact informations}>
    (Please update existing copyright lines if applicable. You can
    specify year ranges with hyphen , as in 2017-2019, and use
    commas to separate gaps, as in 2018-2020, 2022).
  • I have updated the Copyright section of the sources of the
    specification I have edited (this will show up in the text
    rendered in the PDF and other output format supported). The
    format is the same described in the previous item.
  • I have run the CI scripts (if applicable, as they might be
    tricky to set up on non-*nix machines). The sequence can be
    found in the contribution
    guidelines
    . Don't
    worry if you cannot run these scripts on your machine, your
    patch will be automatically checked in the Actions of the pull
    request.
  • I have added an item that describes the changes I have
    introduced in this PR in the section Changes for next
    release
    of the section Change Control/Document history
    of the document. Create Changes for next release if it does
    not exist. Notice that changes that are not modifying the
    content and rendering of the specifications (both HTML and PDF)
    do not need to be listed.
  • When modifying content and/or its rendering, I have checked the
    correctness of the result in the PDF output (please refer to the
    instructions on how to build the PDFs
    locally
    ).
  • The variable draftversion is set to true in the YAML header
    of the sources of the specifications I have modified.
  • Please DO NOT add my GitHub profile to the list of contributors
    in the README page of the project.

@AlfieRichardsArm
Copy link
Contributor

LGTM other than the extra new line

@amilendra amilendra force-pushed the 2025-acle-bfmul-bfscale branch 2 times, most recently from cc8f735 to 1075dcb Compare September 24, 2025 14:43
@amilendra amilendra force-pushed the 2025-acle-bfmul-bfscale branch 2 times, most recently from 577ba57 to 461fbab Compare October 1, 2025 13:22
Copy link
Contributor

@CarolineConcatto CarolineConcatto left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Should this also be added as an alpha specification, like you did for the Multiplication of modal 8-bit floating-point matrices

… intrinsics

Adds intrinsic support for the Brain 16-bit floating-point vector multiplication
instructions introduced by the FEAT_SVE_BFSCALE feature in 2024 dpISA.

BFSCALE: BFloat16 adjust exponent by vector (predicated)
BFSCALE (multiple and single vector): Multi-vector BFloat16 adjust exponent by vector
BFSCALE (multiple vectors): Multi-vector BFloat16 adjust exponent
BFMUL (multiple and single vector): Multi-vector BFloat16 floating-point multiply by vector
BFMUL (multiple vectors): Multi-vector BFloat16 floating-point multiply
@amilendra amilendra force-pushed the 2025-acle-bfmul-bfscale branch from 6971cd9 to 79c5ef2 Compare October 7, 2025 13:08
Lukacma added a commit to llvm/llvm-project that referenced this pull request Oct 15, 2025
…ns (#163346)

This patch add intrinsics support for multi-vector BFMUL and BFSCALE
instruction based on
[this](ARM-software/acle#410) ACLE specification
proposal
llvm-sync bot pushed a commit to arm/arm-toolchain that referenced this pull request Oct 15, 2025
… instructions (#163346)

This patch add intrinsics support for multi-vector BFMUL and BFSCALE
instruction based on
[this](ARM-software/acle#410) ACLE specification
proposal
uint64_t imm_idx);
```

### SVE2 BFloat16 floating-point adjust exponent vectors instructions.
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Can we change this to SVE instead of SVE2?


``` c
// Only if __ARM_FEATURE_SVE_BFSCALE != 0
svbfloat16x2_t svscale[_bf16_x2](svbfloat16x2_t zdn, svint16x2_t zm);
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Are these sme instructions? Should it also be followed by: __arm_streaming;


``` c
// Only if __ARM_FEATURE_SVE_BFSCALE != 0
svbfloat16_t svscale[_bf16]_m (svbool_t pg, svbfloat16_t zdn, svbfloat16_t zm);
Copy link

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I think the last argument to all these functions should be a svint16_t since the corresponding instruction scales by an integer, not a float

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

4 participants