Skip to content

Commit 0ee51b3

Browse files
committed
stm32f072xx_hic: update documentation and mark as experimental
1 parent 2f1ced2 commit 0ee51b3

File tree

4 files changed

+34
-33
lines changed

4 files changed

+34
-33
lines changed

docs/hic/README.md

Lines changed: 8 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,6 +12,13 @@
1212
| [max32625](max32625.md) | M4 | 96 MHz | 160 KB | 512 KB | FS |
1313
| [nrf52820](nrf52820.md) | M4 | 64 MHz | 32 KB | 256 KB | FS |
1414
| [sam3u2c](sam3u2c.md) | M3 | 96 MHz | 32 KB | 128 KB | HS |
15+
| [stm32f103xb](stm32f103xb.md) | M3 | 72 Mhz | 20 KB | 128 KB | FS |
16+
17+
## Experimental
18+
19+
Support for these HICs has been recently added.
20+
21+
| HIC | Core | Freq. | RAM | ROM | USB |
22+
|-------------------------------|:----:|--------:|-------:|-------:|:---:|
1523
| [stm32f072x8](stm32f072xx.md) | M0 | 48 Mhz | 16 KB | 64 KB | FS |
1624
| [stm32f072xb](stm32f072xx.md) | M0 | 48 Mhz | 16 KB | 128 KB | FS |
17-
| [stm32f103xb](stm32f103xb.md) | M3 | 72 Mhz | 20 KB | 128 KB | FS |

docs/hic/stm32f072xx.md

Lines changed: 13 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -3,13 +3,11 @@
33
Based on STM32F072C8T6 chip ([Datasheet](https://www.st.com/resource/en/datasheet/stm32f072c8.pdf)) and STM32F072CBT6 chip ([Datasheet](https://www.st.com/resource/en/datasheet/stm32f072cb.pdf)).
44

55
- Cortex-M0 48 Mhz
6-
- 64 KB (stm32f072x8) / 128 KB (stm32f072xb) Flash
7-
- 20 KB RAM
8-
- Full-speed USB 2.0 device controller: up to 8 bi-directional endpoints including EP0 (*)
6+
- 64 KB (stm32f072x8) / 128 KB (stm32f072xb) Flash
7+
- 16 KB RAM
8+
- Full-speed USB 2.0 device controller: up to 8 bi-directional endpoints.
99
- UFQFPN48 packaging
1010

11-
(*) "Configurable number of endpoints from 1 to 8", "up to 16 mono-directional or 8 bidirectional endpoints can be used". (source: [RM0008](https://www.st.com/resource/en/reference_manual/rm0008-stm32f101xx-stm32f102xx-stm32f103xx-stm32f105xx-and-stm32f107xx-advanced-armbased-32bit-mcus-stmicroelectronics.pdf))
12-
1311
## Memory Map
1412

1513
### stm32f072x8
@@ -30,18 +28,20 @@ Bootloader size is 48 KB
3028

3129
## DAPLink default pin assignment
3230

31+
Default pin-out is compatible with [J-Link-OB-STM32F072](https://www.segger.com/downloads/jlink/UM08024_JLinkOBSTM32F072.pdf).
32+
3333
| Signal | I/O | Symbol | Pin |
3434
|-------------|:---:|---------|:---:|
35-
| SWD / JTAG |
36-
| SWCLK / TCK | O | PA2 | |
37-
| SWDIO / TMS | I/O | PA4 | |
38-
| SWO / TDO | I | PA3 | |
39-
| nRESET | O | PA1 | |
35+
| SWD |
36+
| SWCLK | O | PA2 | 12 |
37+
| SWDIO | I/O | PA4 | 14 |
38+
| SWO | I | PA3 | 13 |
39+
| nRESET | O | PA1 | 11 |
4040
| UART |
41-
| UART TX | O | PA9 | |
42-
| UART RX | I | PA10 | |
41+
| UART TX | O | PA9 | 30 |
42+
| UART RX | I | PA10 | 31 |
4343
| Button |
44-
| NF-RST But. | I | PB6 | |
44+
| F-RST But. | I | PB6 | |
4545
| LEDs |
4646
| Connect. LED| O | PA0 | |
4747
| HID LED | O | PA0 | |

projects.yaml

Lines changed: 4 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -203,15 +203,13 @@ projects:
203203
- *module_if
204204
- *module_hic_sam3u2c
205205
- records/family/all_family.yaml
206-
stm32f072xb_if:
207-
- *module_if
208-
- *module_hic_stm32f072xb
209-
- records/family/all_family.yaml
210-
- records/usb/usb-bulk.yaml
211206
stm32f072x8_if:
212207
- *module_if
213208
- *module_hic_stm32f072x8
214-
- records/family/all_family.yaml
209+
- records/usb/usb-bulk.yaml
210+
stm32f072xb_if:
211+
- *module_if
212+
- *module_hic_stm32f072xb
215213
- records/usb/usb-bulk.yaml
216214
stm32f103xb_bl:
217215
- *module_bl

source/hic_hal/stm32/stm32f072xx/IO_Config.h

Lines changed: 9 additions & 13 deletions
Original file line numberDiff line numberDiff line change
@@ -69,25 +69,21 @@
6969
LED_RUNNING_PORT->BSRR = LED_RUNNING_PIN; \
7070
} while (0)
7171

72-
/* SWD_DAT pin: PA4 */
73-
#define SWDIO_TMS_PORT GPIOA
74-
#define SWDIO_TMS_PIN GPIO_PIN_4
72+
/* nRESET: PA1 (Pin 11) */
73+
#define nRESET_PORT GPIOA
74+
#define nRESET_PIN GPIO_PIN_1
7575

76-
/* SWD_CLK pin: PA2 */
76+
/* SWCLK: PA2 (Pin 12) */
7777
#define SWCLK_TCK_PORT GPIOA
7878
#define SWCLK_TCK_PIN GPIO_PIN_2
7979

80-
/* SWD_NRST pin: PA1 */
81-
#define nRESET_PORT GPIOA
82-
#define nRESET_PIN GPIO_PIN_1
83-
84-
/* SWD_SWO pin: PA3 */
80+
/* SWO: PA3 (Pin 13) */
8581
#define SWSWO_PORT GPIOA
8682
#define SWSWO_PIN GPIO_PIN_3
8783

88-
/* SWD_SWO pin: PA3 */
89-
#define SWSWO_PORT GPIOA
90-
#define SWSWO_PIN GPIO_PIN_3
84+
/* SWDIO: PA4 (Pin 14) */
85+
#define SWDIO_TMS_PORT GPIOA
86+
#define SWDIO_TMS_PIN GPIO_PIN_4
9187

9288
//==============================================================================
9389
// GOBtl Button GPIO Pin
@@ -107,4 +103,4 @@
107103
#define USART_RX_PIN GPIO_PIN_10
108104
#define USART_IRQn USART1_IRQn
109105

110-
#endif
106+
#endif

0 commit comments

Comments
 (0)