Skip to content

Commit b6cbec8

Browse files
jeromecoutantadbridge
authored andcommitted
TARGET_STM32F4 astyle
1 parent f5830bf commit b6cbec8

File tree

69 files changed

+819
-810
lines changed

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

69 files changed

+819
-810
lines changed

targets/TARGET_STM/TARGET_STM32F4/TARGET_MTB_MTS_DRAGONFLY/PinNames.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -169,7 +169,7 @@ typedef enum {
169169
SWCLK = PA_14,
170170

171171
I2C1_SCL = PB_8,
172-
I2C1_SDA = PB_9,
172+
I2C1_SDA = PB_9,
173173
I2C3_SCL = PA_8,
174174
I2C3_SDA = PC_9,
175175

targets/TARGET_STM/TARGET_STM32F4/TARGET_MTB_MTS_DRAGONFLY/onboard_modem_api.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -35,7 +35,7 @@ static void press_power_button(int time_ms)
3535

3636
void onboard_modem_init()
3737
{
38-
//does nothing at the moment, TODO: MultiTech to add hardware initialization stuff if needed
38+
//does nothing at the moment, TODO: MultiTech to add hardware initialization stuff if needed
3939
}
4040

4141
void onboard_modem_deinit()
@@ -59,7 +59,7 @@ void onboard_modem_power_down()
5959
* If 3G_ON_OFF pin is kept low for more than a second, a controlled disconnect and shutdown takes
6060
* place, Due to the network disconnect, shut-off can take up to 30 seconds. However, we wait for 10
6161
* seconds only */
62-
wait_ms(10*1000);
62+
wait_ms(10 * 1000);
6363
}
6464
#endif //MODEM_ON_BOARD
6565
#endif //MBED_CONF_NSAPI_PRESENT

targets/TARGET_STM/TARGET_STM32F4/TARGET_MTS_DRAGONFLY_F411RE/PinNames.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -162,7 +162,7 @@ typedef enum {
162162

163163
// I2C1 and I2C3 are available on Arduino pins
164164
I2C1_SCL = D15,
165-
I2C1_SDA = D14,
165+
I2C1_SDA = D14,
166166
I2C3_SCL = D7,
167167
I2C3_SDA = A5,
168168

targets/TARGET_STM/TARGET_STM32F4/TARGET_MTS_DRAGONFLY_F411RE/onboard_modem_api.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -35,7 +35,7 @@ static void press_power_button(int time_ms)
3535

3636
void onboard_modem_init()
3737
{
38-
//does nothing at the moment, TODO: MultiTech to add hardware initialization stuff if needed
38+
//does nothing at the moment, TODO: MultiTech to add hardware initialization stuff if needed
3939
}
4040

4141
void onboard_modem_deinit()
@@ -59,7 +59,7 @@ void onboard_modem_power_down()
5959
* If 3G_ON_OFF pin is kept low for more than a second, a controlled disconnect and shutdown takes
6060
* place, Due to the network disconnect, shut-off can take up to 30 seconds. However, we wait for 10
6161
* seconds only */
62-
wait_ms(10*1000);
62+
wait_ms(10 * 1000);
6363
}
6464
#endif //MODEM_ON_BOARD
6565
#endif //MBED_CONF_NSAPI_PRESENT

targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F401xC/TARGET_DISCO_F401VC/PinNames.h

Lines changed: 15 additions & 15 deletions
Original file line numberDiff line numberDiff line change
@@ -49,15 +49,15 @@ typedef enum {
4949
PA_0 = 0x00,
5050
PA_1 = 0x01,
5151
PA_2 = 0x02,
52-
PA_2_ALT0 = PA_2|ALT0,
52+
PA_2_ALT0 = PA_2 | ALT0,
5353
PA_3 = 0x03,
54-
PA_3_ALT0 = PA_3|ALT0,
54+
PA_3_ALT0 = PA_3 | ALT0,
5555
PA_4 = 0x04,
56-
PA_4_ALT0 = PA_4|ALT0,
56+
PA_4_ALT0 = PA_4 | ALT0,
5757
PA_5 = 0x05,
5858
PA_6 = 0x06,
5959
PA_7 = 0x07,
60-
PA_7_ALT0 = PA_7|ALT0,
60+
PA_7_ALT0 = PA_7 | ALT0,
6161
PA_8 = 0x08,
6262
PA_9 = 0x09,
6363
PA_10 = 0x0A,
@@ -66,25 +66,25 @@ typedef enum {
6666
PA_13 = 0x0D,
6767
PA_14 = 0x0E,
6868
PA_15 = 0x0F,
69-
PA_15_ALT0 = PA_15|ALT0,
69+
PA_15_ALT0 = PA_15 | ALT0,
7070

7171
PB_0 = 0x10,
72-
PB_0_ALT0 = PB_0|ALT0,
72+
PB_0_ALT0 = PB_0 | ALT0,
7373
PB_1 = 0x11,
74-
PB_1_ALT0 = PB_1|ALT0,
74+
PB_1_ALT0 = PB_1 | ALT0,
7575
PB_2 = 0x12,
7676
PB_3 = 0x13,
77-
PB_3_ALT0 = PB_3|ALT0,
77+
PB_3_ALT0 = PB_3 | ALT0,
7878
PB_4 = 0x14,
79-
PB_4_ALT0 = PB_4|ALT0,
79+
PB_4_ALT0 = PB_4 | ALT0,
8080
PB_5 = 0x15,
81-
PB_5_ALT0 = PB_5|ALT0,
81+
PB_5_ALT0 = PB_5 | ALT0,
8282
PB_6 = 0x16,
8383
PB_7 = 0x17,
8484
PB_8 = 0x18,
85-
PB_8_ALT0 = PB_8|ALT0,
85+
PB_8_ALT0 = PB_8 | ALT0,
8686
PB_9 = 0x19,
87-
PB_9_ALT0 = PB_9|ALT0,
87+
PB_9_ALT0 = PB_9 | ALT0,
8888
PB_10 = 0x1A,
8989
PB_12 = 0x1C,
9090
PB_13 = 0x1D,
@@ -184,20 +184,20 @@ typedef enum {
184184
SPI_CS = PB_6,
185185
PWM_OUT = PB_3,
186186

187-
/**** USB pins ****/
187+
/**** USB pins ****/
188188
USB_OTG_FS_DM = PA_11,
189189
USB_OTG_FS_DP = PA_12,
190190
USB_OTG_FS_ID = PA_10,
191191
USB_OTG_FS_SOF = PA_8,
192192
USB_OTG_FS_VBUS = PA_9,
193193

194-
/**** OSCILLATOR pins ****/
194+
/**** OSCILLATOR pins ****/
195195
RCC_OSC32_IN = PC_14,
196196
RCC_OSC32_OUT = PC_15,
197197
RCC_OSC_IN = PH_0,
198198
RCC_OSC_OUT = PH_1,
199199

200-
/**** DEBUG pins ****/
200+
/**** DEBUG pins ****/
201201
SYS_JTCK_SWCLK = PA_14,
202202
SYS_JTDI = PA_15,
203203
SYS_JTDO_SWO = PB_3,

targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F401xC/TARGET_DISCO_F401VC/system_clock.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -63,7 +63,7 @@ void SystemInit(void)
6363
{
6464
/* FPU settings ------------------------------------------------------------*/
6565
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
66-
SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */
66+
SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
6767
#endif
6868
/* Reset the RCC clock configuration to the default reset state ------------*/
6969
/* Set HSION bit */
@@ -120,7 +120,7 @@ void SetSysClock(void)
120120
{
121121
/* 3- If fail start with HSI clock */
122122
if (SetSysClock_PLL_HSI() == 0) {
123-
while(1) {
123+
while (1) {
124124
// [TODO] Put something here to tell the user that a problem occured...
125125
}
126126
}

targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F401xE/TARGET_NUCLEO_F401RE/PinNames.h

Lines changed: 15 additions & 15 deletions
Original file line numberDiff line numberDiff line change
@@ -49,15 +49,15 @@ typedef enum {
4949
PA_0 = 0x00,
5050
PA_1 = 0x01,
5151
PA_2 = 0x02,
52-
PA_2_ALT0 = PA_2|ALT0,
52+
PA_2_ALT0 = PA_2 | ALT0,
5353
PA_3 = 0x03,
54-
PA_3_ALT0 = PA_3|ALT0,
54+
PA_3_ALT0 = PA_3 | ALT0,
5555
PA_4 = 0x04,
56-
PA_4_ALT0 = PA_4|ALT0,
56+
PA_4_ALT0 = PA_4 | ALT0,
5757
PA_5 = 0x05,
5858
PA_6 = 0x06,
5959
PA_7 = 0x07,
60-
PA_7_ALT0 = PA_7|ALT0,
60+
PA_7_ALT0 = PA_7 | ALT0,
6161
PA_8 = 0x08,
6262
PA_9 = 0x09,
6363
PA_10 = 0x0A,
@@ -66,25 +66,25 @@ typedef enum {
6666
PA_13 = 0x0D,
6767
PA_14 = 0x0E,
6868
PA_15 = 0x0F,
69-
PA_15_ALT0 = PA_15|ALT0,
69+
PA_15_ALT0 = PA_15 | ALT0,
7070

7171
PB_0 = 0x10,
72-
PB_0_ALT0 = PB_0|ALT0,
72+
PB_0_ALT0 = PB_0 | ALT0,
7373
PB_1 = 0x11,
74-
PB_1_ALT0 = PB_1|ALT0,
74+
PB_1_ALT0 = PB_1 | ALT0,
7575
PB_2 = 0x12,
7676
PB_3 = 0x13,
77-
PB_3_ALT0 = PB_3|ALT0,
77+
PB_3_ALT0 = PB_3 | ALT0,
7878
PB_4 = 0x14,
79-
PB_4_ALT0 = PB_4|ALT0,
79+
PB_4_ALT0 = PB_4 | ALT0,
8080
PB_5 = 0x15,
81-
PB_5_ALT0 = PB_5|ALT0,
81+
PB_5_ALT0 = PB_5 | ALT0,
8282
PB_6 = 0x16,
8383
PB_7 = 0x17,
8484
PB_8 = 0x18,
85-
PB_8_ALT0 = PB_8|ALT0,
85+
PB_8_ALT0 = PB_8 | ALT0,
8686
PB_9 = 0x19,
87-
PB_9_ALT0 = PB_9|ALT0,
87+
PB_9_ALT0 = PB_9 | ALT0,
8888
PB_10 = 0x1A,
8989
PB_12 = 0x1C,
9090
PB_13 = 0x1D,
@@ -175,20 +175,20 @@ typedef enum {
175175
SPI_CS = PB_6,
176176
PWM_OUT = PB_3,
177177

178-
/**** USB pins ****/
178+
/**** USB pins ****/
179179
USB_OTG_FS_DM = PA_11,
180180
USB_OTG_FS_DP = PA_12,
181181
USB_OTG_FS_ID = PA_10,
182182
USB_OTG_FS_SOF = PA_8,
183183
USB_OTG_FS_VBUS = PA_9,
184184

185-
/**** OSCILLATOR pins ****/
185+
/**** OSCILLATOR pins ****/
186186
RCC_OSC32_IN = PC_14,
187187
RCC_OSC32_OUT = PC_15,
188188
RCC_OSC_IN = PH_0,
189189
RCC_OSC_OUT = PH_1,
190190

191-
/**** DEBUG pins ****/
191+
/**** DEBUG pins ****/
192192
SYS_JTCK_SWCLK = PA_14,
193193
SYS_JTDI = PA_15,
194194
SYS_JTDO_SWO = PB_3,

targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F401xE/TARGET_NUCLEO_F401RE/system_clock.c

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -65,7 +65,7 @@ void SystemInit(void)
6565
{
6666
/* FPU settings ------------------------------------------------------------*/
6767
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
68-
SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2)); /* set CP10 and CP11 Full Access */
68+
SCB->CPACR |= ((3UL << 10 * 2) | (3UL << 11 * 2)); /* set CP10 and CP11 Full Access */
6969
#endif
7070
/* Reset the RCC clock configuration to the default reset state ------------*/
7171
/* Set HSION bit */
@@ -125,7 +125,7 @@ void SetSysClock(void)
125125
if (SetSysClock_PLL_HSI() == 0)
126126
#endif
127127
{
128-
while(1) {
128+
while (1) {
129129
MBED_ASSERT(1);
130130
}
131131
}

targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F401xE/TARGET_STEVAL_3DP001V1/PeripheralPins.c

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -134,9 +134,9 @@ MBED_WEAK const PinMap PinMap_PWM[] = {
134134
{PB_6, PWM_4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 1, 0)}, // TIM4_CH1
135135
{PB_7, PWM_4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 2, 0)}, // TIM4_CH2
136136
{PB_8, PWM_4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 3, 0)}, // TIM4_CH3
137-
{PB_8_ALT0, PWM_10,STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM10, 1, 0)}, // TIM10_CH1
137+
{PB_8_ALT0, PWM_10, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM10, 1, 0)}, // TIM10_CH1
138138
{PB_9, PWM_4, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF2_TIM4, 4, 0)}, // TIM4_CH4
139-
{PB_9_ALT0, PWM_11,STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM11, 1, 0)}, // TIM11_CH1
139+
{PB_9_ALT0, PWM_11, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF3_TIM11, 1, 0)}, // TIM11_CH1
140140
{PB_10, PWM_2, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM2, 3, 0)}, // TIM2_CH3
141141
{PB_13, PWM_1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 1, 1)}, // TIM1_CH1N
142142
{PB_14, PWM_1, STM_PIN_DATA_EXT(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF1_TIM1, 2, 1)}, // TIM1_CH2N
@@ -194,7 +194,7 @@ MBED_WEAK const PinMap PinMap_UART_RTS[] = {
194194
{PD_4, UART_2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)},
195195
{NC, NC, 0}
196196
};
197-
197+
198198
MBED_WEAK const PinMap PinMap_UART_CTS[] = {
199199
{PA_0, UART_2, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART2)},
200200
{PA_11, UART_1, STM_PIN_DATA(STM_MODE_AF_PP, GPIO_PULLUP, GPIO_AF7_USART1)},

targets/TARGET_STM/TARGET_STM32F4/TARGET_STM32F401xE/TARGET_STEVAL_3DP001V1/PinNames.h

Lines changed: 14 additions & 14 deletions
Original file line numberDiff line numberDiff line change
@@ -38,23 +38,23 @@ extern "C" {
3838
#endif
3939

4040
typedef enum {
41-
ALT0 = 0x100,
42-
ALT1 = 0x200
41+
ALT0 = 0x100,
42+
ALT1 = 0x200
4343
} ALTx;
4444

4545
typedef enum {
4646
PA_0 = 0x00,
4747
PA_1 = 0x01,
4848
PA_2 = 0x02,
49-
PA_2_ALT0 = PA_2|ALT0,
49+
PA_2_ALT0 = PA_2 | ALT0,
5050
PA_3 = 0x03,
51-
PA_3_ALT0 = PA_3|ALT0,
51+
PA_3_ALT0 = PA_3 | ALT0,
5252
PA_4 = 0x04,
53-
PA_4_ALT0 = PA_4|ALT0,
53+
PA_4_ALT0 = PA_4 | ALT0,
5454
PA_5 = 0x05,
5555
PA_6 = 0x06,
5656
PA_7 = 0x07,
57-
PA_7_ALT0 = PA_7|ALT0,
57+
PA_7_ALT0 = PA_7 | ALT0,
5858
PA_8 = 0x08,
5959
PA_9 = 0x09,
6060
PA_10 = 0x0A,
@@ -63,25 +63,25 @@ typedef enum {
6363
PA_13 = 0x0D,
6464
PA_14 = 0x0E,
6565
PA_15 = 0x0F,
66-
PA_15_ALT0 = PA_15|ALT0,
66+
PA_15_ALT0 = PA_15 | ALT0,
6767

6868
PB_0 = 0x10,
69-
PB_0_ALT0 = PB_0|ALT0,
69+
PB_0_ALT0 = PB_0 | ALT0,
7070
PB_1 = 0x11,
71-
PB_1_ALT0 = PB_1|ALT0,
71+
PB_1_ALT0 = PB_1 | ALT0,
7272
PB_2 = 0x12,
7373
PB_3 = 0x13,
74-
PB_3_ALT0 = PB_3|ALT0,
74+
PB_3_ALT0 = PB_3 | ALT0,
7575
PB_4 = 0x14,
76-
PB_4_ALT0 = PB_4|ALT0,
76+
PB_4_ALT0 = PB_4 | ALT0,
7777
PB_5 = 0x15,
78-
PB_5_ALT0 = PB_5|ALT0,
78+
PB_5_ALT0 = PB_5 | ALT0,
7979
PB_6 = 0x16,
8080
PB_7 = 0x17,
8181
PB_8 = 0x18,
82-
PB_8_ALT0 = PB_8|ALT0,
82+
PB_8_ALT0 = PB_8 | ALT0,
8383
PB_9 = 0x19,
84-
PB_9_ALT0 = PB_9|ALT0,
84+
PB_9_ALT0 = PB_9 | ALT0,
8585
PB_10 = 0x1A,
8686
PB_12 = 0x1C,
8787
PB_13 = 0x1D,

0 commit comments

Comments
 (0)