File tree Expand file tree Collapse file tree 2 files changed +0
-2
lines changed
TARGET_STM32WB/TARGET_STM32WB55xx/TARGET_NUCLEO_WB55RG Expand file tree Collapse file tree 2 files changed +0
-2
lines changed Original file line number Diff line number Diff line change @@ -134,7 +134,6 @@ uint8_t SetSysClock_PLL_MSI(void)
134
134
__HAL_RCC_RTCAPB_CLK_ENABLE ();
135
135
136
136
#if MBED_CONF_TARGET_LSE_AVAILABLE
137
- __HAL_RCC_LSEDRIVE_CONFIG (RCC_LSEDRIVE_LOW );
138
137
RCC_OscInitStruct .OscillatorType = RCC_OSCILLATORTYPE_LSE ;
139
138
RCC_OscInitStruct .PLL .PLLState = RCC_PLL_NONE ;
140
139
RCC_OscInitStruct .LSEState = RCC_LSE_ON ; // External 32.768 kHz clock on OSC_IN/OSC_OUT
Original file line number Diff line number Diff line change @@ -72,7 +72,6 @@ void SetSysClock(void)
72
72
73
73
Config_HSE ();
74
74
75
- __HAL_RCC_LSEDRIVE_CONFIG (RCC_LSEDRIVE_LOW );
76
75
__HAL_PWR_VOLTAGESCALING_CONFIG (PWR_REGULATOR_VOLTAGE_SCALE1 );
77
76
78
77
/* This prevents the CPU2 (M0+) to disable the HSI48 oscillator */
You can’t perform that action at this time.
0 commit comments