Skip to content

Latest commit

 

History

History
2 lines (2 loc) · 273 Bytes

File metadata and controls

2 lines (2 loc) · 273 Bytes

AHB-Lite-DMA-controller-for-memory-to-memory-transfer-using-SRAM-slaves

Synthesizable AHB-Lite DMA controller that performs memory-to-memory transfers between two SRAM blocks, supporting single and burst transfers, interrupt-driven completion, and performance monitoring