Skip to content
View AnaghaSujith's full-sized avatar

Block or report AnaghaSujith

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. FFT-DIF-DIT-systolic-implementation FFT-DIF-DIT-systolic-implementation Public

    Forked from AmbatipudiAdithi/FFT-DIF-DIT-systolic-implementation

    Implementation of DIF & DIT FFT in Verilog with and without systolic architectures to compare utilization of resources.

    Verilog 1

  2. 6T-SRAM-MTCMOS 6T-SRAM-MTCMOS Public

    Design, simulation, and analysis of a low-power 6T SRAM cell using MTCMOS and stacking techniques

    1

  3. RISC-V-single-cycle RISC-V-single-cycle Public

    This project implements a synthesizable single-cycle RISC-V processor that supports a subset of RV32I instructions (R-type, I-type, and S-type). Designed entirely in Verilog, the processor executes…

    Verilog 1

  4. Wthr-app Wthr-app Public

    A simple Android app built with Kotlin that fetches and displays the current weather of any city using the OpenWeatherMap API.

    Kotlin 1

  5. Watering-Plant-Bot Watering-Plant-Bot Public

    A simple plant-watering system that uses ROS 2 (Python) and Arduino UNO via serial communication.

    Python 1 1

  6. rock-paper-scissors rock-paper-scissors Public

    A fun two-player Rock-Paper-Scissors game built using Python Tkinter for the GUI and PIL (Pillow) for image handling. The game provides a dynamic interface where each player's selection updates the…

    Python 1