Skip to content

Commit 81bfb0f

Browse files
jrtc27resistor
authored andcommitted
[RISCV] Fix a RUN line causing the test not to be run
Fixes: 1949a19 ("[MachineOutliner][CHERI-RISC-V] Use capability jumps for purecap")
1 parent f5b8628 commit 81bfb0f

File tree

1 file changed

+4
-5
lines changed

1 file changed

+4
-5
lines changed

llvm/test/CodeGen/RISCV/cheri/machine-outliner.mir

Lines changed: 4 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
22
## The MachineOutliner was creating non-purecap instructions (found while compiling PCRE)
3-
# RUNs: %riscv64_cheri_purecap_llc --run-pass=machine-outliner %s -o - | FileCheck %s
3+
# RUN: %riscv64_cheri_purecap_llc --run-pass=machine-outliner %s -o - | FileCheck %s
44
# RUN: %riscv64_cheri_purecap_llc --start-before=machine-outliner %s -o - | FileCheck %s --check-prefix=ASM
55
--- |
66
target datalayout = "e-m:e-pf200:128:128:128:64-p:64:64-i64:64-i128:128-n64-S128-A200-P200-G200"
@@ -49,15 +49,15 @@ body: |
4949
; CHECK-NEXT: successors: %bb.2(0x40000000), %bb.3(0x40000000)
5050
; CHECK-NEXT: liveins: $x10_y, $x12_y, $x13_y, $x11
5151
; CHECK-NEXT: {{ $}}
52-
; CHECK-NEXT: $x5_y = PseudoCCALLReg target-flags(riscv-ccall) @OUTLINED_FUNCTION_0, implicit-def $x5_y, implicit-def $x15_y, implicit-def $x14, implicit-def $x15, implicit $x10_y, implicit $x12_y
52+
; CHECK-NEXT: PseudoCCALLReg target-flags(riscv-ccall) @OUTLINED_FUNCTION_0, implicit-def $x14, implicit-def $x15, implicit-def $x5_y, implicit-def $x15_y, implicit $x10_y, implicit $x12_y
5353
; CHECK-NEXT: renamable $x14 = ANDI killed renamable $x14, 1
5454
; CHECK-NEXT: BEQ killed renamable $x14, $x0, %bb.3
5555
; CHECK-NEXT: {{ $}}
5656
; CHECK-NEXT: bb.2:
5757
; CHECK-NEXT: successors: %bb.3(0x80000000)
5858
; CHECK-NEXT: liveins: $x10_y, $x12_y, $x13_y, $x11
5959
; CHECK-NEXT: {{ $}}
60-
; CHECK-NEXT: $x5_y = PseudoCCALLReg target-flags(riscv-ccall) @OUTLINED_FUNCTION_0, implicit-def $x5_y, implicit-def $x15_y, implicit-def $x14, implicit-def $x15, implicit $x10_y, implicit $x12_y
60+
; CHECK-NEXT: PseudoCCALLReg target-flags(riscv-ccall) @OUTLINED_FUNCTION_0, implicit-def $x14, implicit-def $x15, implicit-def $x5_y, implicit-def $x15_y, implicit $x10_y, implicit $x12_y
6161
; CHECK-NEXT: renamable $x15 = ANDI killed renamable $x14, 1
6262
; CHECK-NEXT: $x14_y = CMove $x0_y
6363
; CHECK-NEXT: {{ $}}
@@ -122,7 +122,7 @@ body: |
122122
# CHECK: liveins: []
123123
# CHECK: body: |
124124
# CHECK-NEXT: bb.0:
125-
# CHECK-NEXT: liveins: $x10_y, $x12_y, $x11, $x13_y, $x5_y
125+
# CHECK-NEXT: liveins: $x10_y, $x12_y, $x13_y, $x11, $x5_y
126126
# CHECK-NEXT: {{ $}}
127127
# CHECK-NEXT: renamable $x14 = CLHU renamable $x10_y, 0
128128
# CHECK-NEXT: renamable $x15 = SRLI renamable $x14, 3
@@ -132,7 +132,6 @@ body: |
132132
# CHECK-NEXT: renamable $x14 = SRLW killed renamable $x15, killed renamable $x14
133133
# FIXME: This should not be a JALR:
134134
# CHECK-NEXT: $x0_y = CJALR $x5_y, 0
135-
# CHECK-EMPTY:
136135
# CHECK-NEXT: ...
137136

138137
# ASM-LABEL: pcre2_match_16:

0 commit comments

Comments
 (0)