Skip to content

Add in minerva #37

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Draft
wants to merge 2 commits into
base: main
Choose a base branch
from
Draft

Add in minerva #37

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
55cc46f
Add in minerva
robtaylor Aug 9, 2025
548a973
Update gitignore
robtaylor Oct 16, 2025
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
5 changes: 5 additions & 0 deletions .gitignore
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -9,3 +9,8 @@ __pycache__/
/.pdm-build
/.venv
/pdm.lock
/overrides.txt

# simulation
*.gtkw
*.vcd
5 changes: 4 additions & 1 deletion chipflow_digital_ip/processors/__init__.py
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,3 +1,6 @@
from ._openhw.cv32e40p import CV32E40P, OBIDebugModule
from minerva.core import Minerva

__all__ = ['CV32E40P', 'OBIDebugModule']
__all__ = ['CV32E40P', 'OBIDebugModule',
'Minerva'
]
1 change: 1 addition & 0 deletions pyproject.toml
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -19,6 +19,7 @@ dependencies = [
"chipflow-lib @ git+https://github.com/ChipFlow/chipflow-lib.git",
"amaranth-soc @ git+https://github.com/amaranth-lang/amaranth-soc",
"amaranth-stdio @ git+https://github.com/amaranth-lang/amaranth-stdio",
"minerva @ git+https://github.com/minerva-cpu/minerva",
]

# Build system configuration
Expand Down
Loading