You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Copy file name to clipboardExpand all lines: docs/chipflow-toml-guide.rst
+46-36Lines changed: 46 additions & 36 deletions
Display the source diff
Display the rich diff
Original file line number
Diff line number
Diff line change
@@ -28,13 +28,33 @@ Let's start with a typical example:
28
28
29
29
The ``project_name`` is a human-readable identifier for this project. If not set, the tool and library will use the project name configured in ``pyproject.toml``.
30
30
31
+
``[chipflow.top]``
32
+
------------------
33
+
34
+
.. code-block:: TOML
35
+
36
+
[chipflow.top]
37
+
soc = "my_design.design:MySoC"
38
+
39
+
This section outlines the design modules that need to be instantiated.
40
+
A new top module will be automatically generated, incorporating all specified modules along with their interfaces.
41
+
Each entry follows the format `<instance name> = <module class path>`.
42
+
43
+
The instance name is the name the python object will be given in your design, and the :term:`module class path`
44
+
45
+
.. glossary::
46
+
47
+
module class path
48
+
The module class path offers a way to locate Python objects as entry points.
49
+
It consists of a module's :term:`qualified name` followed by a colon (:) and then the :term:`qualified name` of the class within that module.
50
+
31
51
``[chipflow.steps]``
32
52
--------------------
33
53
34
-
The ``steps`` section allows overriding or addition to the standard steps available from `chipflow_lib`_.
54
+
The ``steps`` section allows overriding or addition to the standard steps available from `chipflow_lib`.
35
55
36
56
For example, if you want to override the standard silicon preparation step, you could derive from :class:`chipflow_lib.steps.silicon.SiliconStep`, add your custom functionality
37
-
and add the following to your `chipflow.toml`, with the appropriate Python `qualified name`_ :
57
+
and add the following to your `chipflow.toml`, with the appropriate :term:`module class path`:
38
58
39
59
.. code-block:: TOML
40
60
@@ -44,8 +64,7 @@ and add the following to your `chipflow.toml`, with the appropriate Python `qual
44
64
45
65
You probably won't need to change these if you're starting from an example repository.
0 commit comments