Skip to content

DavidYoungHI/Project_Portfolio

Repository files navigation

David Young's Project Portfolio 📂

Welcome to my project portfolio repository! This repository serves as a showcase of my academic and professional projects, highlighting my experience and passion for analog and digital circuit design, embedded systems, and control systems.

About This Repository

This repository includes:

  • Project Portfolio PDF: A comprehensive document summarizing the projects I have worked on, including objectives, processes, and outcomes.
  • Resume PDF: My professional resume outlining my education, technical skills, and work experience.
  • Supporting Files: Code, reports, diagrams, and other materials relevant to the projects mentioned in the portfolio.

Featured Projects

  1. SDES Digital IC Design (Cadence Virtuoso) Designed, laid out, and simulated a CMOS-based digital chip implementing the Simplified DES encryption algorithm. Verified timing using transient simulation and met layout constraints of 1.5 mm × 1.5 mm.

  2. Greenhouse Irrigation System (ESP32 + Raspberry Pi) Developed a wireless, multi-plant irrigation system using ESP32 moisture sensors and a Raspberry Pi controller. Achieved closed-loop control with 80% target moisture and groundwork for GUI-based remote access.

  3. 3D Drone Control System (MATLAB + Simulink) Designed cascaded controllers for vertical, roll, pitch, and yaw motion using a linearized drone model. Verified controllability and tuned gains based on sampling bandwidths. Simulated and validated system via step responses in Simulink.

  4. Instruction Cache Implementation (SystemVerilog)
    Designed a direct-mapped instruction cache for a RISC-V processor using SystemVerilog, verified via testbench simulations.

  5. Insulin Pump Controller (MATLAB)
    Developed a state-feedback and observer-based control system for regulating blood glucose levels with minimal overshoot.

  6. Least-Square Image Classifier (MATLAB)
    Created a model to classify handwritten digits from the MNIST dataset, achieving a 1.94% error rate with 5000 training images.

  7. Quartic Equation Solver on FPGA (VHDL)
    Implemented a digital circuit to compute and display roots of a quartic equation on a 7-segment FPGA display.

Tools and Technologies

  • Languages: MATLAB (and Simulink), VHDL, SystemVerilog, Python
  • Platforms: Intel Quartus Prime, Xilinx Vivado, Simulink
  • Other Tools: Cadence, PSpice, Bluebeam, SolidWorks

How to Explore This Repository

  • View the Project Portfolio PDF to get an overview of my work.
  • See the Resume PDF to get an overview of my academic and professional path.
  • Explore the subdirectories for individual projects, where you'll find:
    • Source code
    • Simulation results
    • Reports and documentation
    • Diagrams and schematics

Contact Information

Feel free to reach out if you have any questions or would like to collaborate!


Thank you for visiting my project portfolio repository!

About

David M. Young's Project Portfolio

Topics

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published