Skip to content

Commit b48341e

Browse files
authored
[NFC] Fix a spelling mistake (microsoft#6946)
We have folks implementing the `firstbithigh` intrinsic and I noticed this SPIRV error has a misspelling.
1 parent d6d3f02 commit b48341e

File tree

5 files changed

+6
-6
lines changed

5 files changed

+6
-6
lines changed

docs/index.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -190,7 +190,7 @@ For API clients and LLVM developers.
190190

191191
:doc:`CodeGenerator`
192192
The design and implementation of the LLVM code generator. Useful if you are
193-
working on retargetting LLVM to a new architecture, designing a new codegen
193+
working on retargeting LLVM to a new architecture, designing a new codegen
194194
pass, or enhancing existing components.
195195

196196
:doc:`TableGen <TableGen/index>`

tools/clang/lib/SPIRV/EmitVisitor.h

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -78,7 +78,7 @@ class EmitTypeHandler {
7878
uint32_t emitType(const SpirvType *);
7979

8080
// Emits OpDecorate (or OpMemberDecorate if memberIndex is non-zero)
81-
// targetting the given type. Uses the given decoration kind and its
81+
// targeting the given type. Uses the given decoration kind and its
8282
// parameters.
8383
void emitDecoration(uint32_t typeResultId, spv::Decoration,
8484
llvm::ArrayRef<uint32_t> decorationParams,

tools/clang/lib/SPIRV/SpirvEmitter.cpp

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -9444,7 +9444,7 @@ SpirvEmitter::processIntrinsicFirstbit(const CallExpr *callExpr,
94449444
astContext, argType, spirvOptions.enable16BitTypes);
94459445
if (bitwidth != 32) {
94469446
emitError("%0 is currently limited to 32-bit width components when "
9447-
"targetting SPIR-V",
9447+
"targeting SPIR-V",
94489448
srcLoc)
94499449
<< getFunctionOrOperatorName(callee, true);
94509450
return nullptr;

tools/clang/test/CodeGenSPIRV/intrinsics.firstbithigh.64bit.hlsl

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -3,8 +3,8 @@
33
void main() {
44
uint64_t uint_1;
55
int64_t2 int_2;
6-
// CHECK: error: firstbithigh is currently limited to 32-bit width components when targetting SPIR-V
6+
// CHECK: error: firstbithigh is currently limited to 32-bit width components when targeting SPIR-V
77
int fbh = firstbithigh(uint_1);
8-
// CHECK: error: firstbithigh is currently limited to 32-bit width components when targetting SPIR-V
8+
// CHECK: error: firstbithigh is currently limited to 32-bit width components when targeting SPIR-V
99
int64_t2 fbh2 = firstbithigh(int_2);
1010
}

tools/clang/test/CodeGenSPIRV/intrinsics.firstbitlow.64bit.hlsl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,6 @@
22

33
void main() {
44
uint64_t uint_1;
5-
// CHECK: error: firstbitlow is currently limited to 32-bit width components when targetting SPIR-V
5+
// CHECK: error: firstbitlow is currently limited to 32-bit width components when targeting SPIR-V
66
int fbl = firstbitlow(uint_1);
77
}

0 commit comments

Comments
 (0)