tb/ 存放testbench文件，vsrc/存放Verilog代码。若想修改默认的工程目录结构，请修改Makefile文件。
编译但不仿真：
make
编译并仿真：
make sim
-
Notifications
You must be signed in to change notification settings - Fork 0
EPTansuo/vcs_template
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
VCS Makefile工程模板
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published