We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent dcb3540 commit 6ee1265Copy full SHA for 6ee1265
sim/src/decode.c
@@ -92,8 +92,11 @@ void decode_exec(Decode *s){
92
INSTPAT("0000000 ????? ????? 001 ????? 00110 11", slliw , I, R(rd) = SEXT((uint32_t)src1 << (imm & 0x1f), 32));
93
INSTPAT("0000000 ????? ????? 101 ????? 00110 11", srliw , I, R(rd) = SEXT((uint32_t)src1 >> (imm & 0x1f), 32));
94
INSTPAT("0100000 ????? ????? 101 ????? 00110 11", sraiw , I, R(rd) = SEXT((int32_t)src1 >> (imm & 0x1f), 32));
95
- // XORI, ORI, ANDI
96
- // ADDIW
+ // XORI, ORI, ANDI, ADDIW
+ INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori , I, R(rd) = src1 ^ imm);
97
+ INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori , I, R(rd) = src1 | imm);
98
+ INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi , I, R(rd) = src1 & imm);
99
+ INSTPAT("??????? ????? ????? 000 ????? 00110 11", addiw , I, R(rd) = SEXT((int32_t)src1 + (int32_t)imm, 32));
100
// ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND
101
// ADDW, SUBW, SLLW, SRLW, SRAW
102
// FENCE, FENCE.I
0 commit comments