Skip to content

Commit cf4a92c

Browse files
anchaoxiaoxiang781216
authored andcommitted
armv8-r/gicv3: correct cpu index of irouter
interrupt routing cpu should be index not cpuset Signed-off-by: chao an <[email protected]>
1 parent a722b74 commit cf4a92c

File tree

1 file changed

+5
-1
lines changed

1 file changed

+5
-1
lines changed

arch/arm/src/armv8-r/arm_gicv3.c

Lines changed: 5 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -630,7 +630,11 @@ void up_affinity_irq(int irq, cpu_set_t cpuset)
630630
{
631631
if (GIC_IS_SPI(irq))
632632
{
633-
arm_gic_write_irouter(cpuset, irq);
633+
/* Only support interrupt routing mode 0,
634+
* so routing to the first cpu in cpuset.
635+
*/
636+
637+
arm_gic_write_irouter(ffs(cpuset) - 1, irq);
634638
}
635639
}
636640

0 commit comments

Comments
 (0)