[Backport to llvm_release_220] Add FP4/FP8 operand support for SubgroupMatrixMultiplyAccumulateINTEL (#3609)#3626
Merged
vmaksimo merged 1 commit intoKhronosGroup:llvm_release_220from Mar 9, 2026
Conversation
…upMatrixMultiplyAccumulateINTEL (KhronosGroup#3609) Extend SubgroupMatrixMultiplyAccumulateINTEL to support packed 4-bit and 8-bit floating-point matrix operands by implementing extensions: - SPV_INTEL_subgroup_matrix_multiply_accumulate_float4 - SPV_INTEL_subgroup_matrix_multiply_accumulate_float8 These extensions add operand flags that interpret packed integer data as FP4/FP8 without requiring actual FP4/FP8 type support added by SPV_INTEL_float4 or SPV_EXT_float8. FP4 operands: `MatrixAPackedFloat4E2M1INTEL` (0x40000) / `MatrixBPackedFloat4E2M1INTEL` (0x80000) FP8 operands: `MatrixAPackedFloat8E4M3INTEL` (0x4000) / `MatrixBPackedFloat8E4M3INTEL` (0x8000) `MatrixAPackedFloat8E5M2INTEL` (0x10000) / `MatrixBPackedFloat8E5M2INTEL` (0x20000) Specs: https://github.com/intel/llvm/blob/sycl/sycl/doc/design/spirv-extensions/SPV_INTEL_subgroup_matrix_multiply_accumulate_float4.asciidoc https://github.com/intel/llvm/blob/sycl/sycl/doc/design/spirv-extensions/SPV_INTEL_subgroup_matrix_multiply_accumulate_float8.asciidoc
Contributor
|
Reopening to retrigger Out-of-tree checks (should pass after #3635) |
bd98f94
into
KhronosGroup:llvm_release_220
16 of 18 checks passed
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Extend SubgroupMatrixMultiplyAccumulateINTEL to support packed 4-bit and
8-bit floating-point matrix operands by implementing extensions:
These extensions add operand flags that interpret packed integer data as
FP4/FP8 without requiring actual FP4/FP8 type support added by
SPV_INTEL_float4 or SPV_EXT_float8.
FP4 operands:
MatrixAPackedFloat4E2M1INTEL(0x40000) /MatrixBPackedFloat4E2M1INTEL(0x80000)FP8 operands:
MatrixAPackedFloat8E4M3INTEL(0x4000) /MatrixBPackedFloat8E4M3INTEL(0x8000)
MatrixAPackedFloat8E5M2INTEL(0x10000) /MatrixBPackedFloat8E5M2INTEL(0x20000)Specs:
https://github.com/intel/llvm/blob/sycl/sycl/doc/design/spirv-extensions/SPV_INTEL_subgroup_matrix_multiply_accumulate_float4.asciidoc
https://github.com/intel/llvm/blob/sycl/sycl/doc/design/spirv-extensions/SPV_INTEL_subgroup_matrix_multiply_accumulate_float8.asciidoc