intel-socfpga/README.hardware at WRLINUX_10_18_BASE_UPDATE0007a · LemonNation/intel-socfpga · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
		Intel Stratix 10 SOCFPGA Board Support Package


Table of Contents
=================

1. Supported Boards
2. Change History
3. BSP Features
4. BSP Notes


1. Supported Boards
===================

This BSP supports the following boards:

  + Intel Stratix 10 SOCFPGA board: CortexA53 processor, Rev Rev A1 Board.

2. Change History
=================

  - 2018/03 (US106539)RCPL-10.17.41.4: Add Intel Stratix 10 SOCFPGA board support
  - 2018/11 (US117993)Release-10.18: Add Intel Stratix 10 SOCFPGA board support

3. BSP Features
===============

3.1 Supported Features
======================

The following BSP features are validated and supported on boards where
the corresponding h/w features exist.

 o General Platform
    + perf: H/W based PMU

  o Bus
    + I2C: Five I2C controllers, DesignWare APB I2C controller (DW_apb_i2c)
    + SPI: Synopsys DesignWare Synchronous Serial Interface (SSI) controller (DW_apb_ssi)

  o Network
    + Ethernet: Three 10/100/1000 Ethernet media access controls (MAC) with integrated DMA
                      The EMACs are instances of the SynopsysDesignWare Universal Ethernet MAC

  o USB
    + Two USB On-the-Go (OTG) controllers with DMA.
    + Synopsys(†)DesignWare Cores USB 2.0 Hi-Speed On-The-Go (DWC_otg) controller

  o Storage
    + SD/MMC: DesignWare High-Speed SD/MMC controller
    + Nor flash: n25q00

  o Misc Devices
    + UART: Two DesignWare controllers, based on an industry standard 16550
                 Synopsys DesignWare APB Universal Asynchronous Receiver/Transmitter (DW_apb_uart) peripheral
    + GPIO: Synopsys DesignWare APB General Purpose Programming I/O (DW_apb_gpio) peripheral
    + QSPI: Quad-SPI flash controller based on Cadence Quad SPI controller
    + RTC: DS1339 based on I2C
    + DMA: On-Chip ARM Corelink DMA Controller (DMA-330)
    + FPGA I/O
    + EEPROM: atmel,24c32
    + Temp: maxim,max1619
    + ADC: ltc2497
    + Watchdog: Synopsys DesignWare APB Watchdog Timer
    + FPGA manager
    + Remote System Update
    + Memory ECC

2.2 Unsupported Features
========================

The following features are not supported and validated:

    x HSMC interface
    x Two RJ45 ethernet ports from FPGA
    x HPS bridge
    x PCIe: PCIe controller that is a hard IP in FPGA
    x NAND: CadenceDesign IP NAND Flash Memory Controller(There is no FPGA design supporting it)
    x SMP: CPU Hotplug, Stratix10 doesn't SMC intruction

4. BSP Notes
============

4.1 Stratix 10 SOCFPGA
======================

4.1.1 Validated Board Info
--------------------------

This BSP is only validated in the following environment. If you use this
BSP in a different environment it maybe have some issues.

Preloader
----------

	Board:	               Intel SOCFPGA Stratix 10 Board
	BootLoader:            U-Boot SPL
	BootLoader Version:    U-Boot SPL 2017.09 (Dec 28 2017 - 11:10:01)

Bootloader
----------

	Processor:             Stratix 10
	Board:	               Intel SOCFPGA Stratix 10 Board
	Board Revision:        Rev A1 devkit
	BootLoader:            U-Boot
	BootLoader Version:    U-Boot 2017.09 (Dec 20 2017 - 23:03:15 -0800)socfpga_stratix10


4.1.2 Known hardware Issues
---------------------------
None.