IIR-Filter-in-VHDL This(IIR Filter Design in VHDL) is a semester project for 'Electronics and Communication Systems' at the University of Pisa, 2022, Winter Session.