Skip to content

Commit 913b4b4

Browse files
committed
Added UCF (constraints) file
1 parent c8aab71 commit 913b4b4

File tree

2 files changed

+16
-2
lines changed

2 files changed

+16
-2
lines changed
Lines changed: 14 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,14 @@
1+
NET global_clock LOC = T8 | TNM_NET = global_clock_pin | IOSTANDARD = "LVCMOS33";
2+
TIMESPEC ts_global_clock_pin = PERIOD global_clock_pin 50000 kHz;
3+
4+
NET global_reset LOC = L3 | IOSTANDARD = "LVCMOS33";
5+
6+
NET v1_channel LOC = F16 | IOSTANDARD = "LVCMOS33";
7+
NET v1_start LOC = H15 | IOSTANDARD = "LVCMOS33";
8+
NET v1_lower_threshold LOC = C10 | IOSTANDARD = "LVCMOS33";
9+
NET v1_upper_threshold LOC = D16 | IOSTANDARD = "LVCMOS33";
10+
11+
NET v2_channel LOC = L16 | IOSTANDARD = "LVCMOS33";
12+
NET v2_start LOC = M15 | IOSTANDARD = "LVCMOS33";
13+
NET v2_lower_threshold LOC = R16 | IOSTANDARD = "LVCMOS33";
14+
NET v2_upper_threshold LOC = T15 | IOSTANDARD = "LVCMOS33";

messbauer_test_environment/src/messbauer_test_environment.v

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -20,8 +20,8 @@
2020
//////////////////////////////////////////////////////////////////////////////////
2121
module messbauer_test_environment
2222
(
23-
input aclk, // 50 MHz GCLK, T8
24-
input areset_n, // L3 as Button
23+
input global_clock, // 50 MHz GCLK, T8
24+
input global_reset, // L3 as Button
2525
// Left Side of AX309 Board
2626
output v1_channel, // H15
2727
output v1_start, // F16

0 commit comments

Comments
 (0)