Skip to content
Draft
Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
105 commits
Select commit Hold shift + click to select a range
d77d081
incldue worst path image generation
gudeh Dec 23, 2025
2f4359f
update OR
gudeh Dec 23, 2025
3d0304a
update OR
gudeh Dec 24, 2025
f963527
Merge remote-tracking branch 'private/master' into secure-gui-tcl-wor…
gudeh Dec 24, 2025
8a632c7
docs: extend VERILOG_TOP_PARAMS a bit
oharboe Dec 26, 2025
096b233
Merge pull request #3735 from Pinata-Consulting/docs-extend-verilog-p…
maliberty Dec 26, 2025
b492d46
flat, base
jhkim-pii Dec 27, 2025
06f1d83
hier, base
jhkim-pii Dec 27, 2025
01acf31
hier, fix1227
jhkim-pii Dec 27, 2025
dfc0582
flat, fix1227
jhkim-pii Dec 27, 2025
c0f4d6a
flat, fix1227 - 2nd
jhkim-pii Dec 27, 2025
cd0da48
Updated rules-base for failed designs
jhkim-pii Dec 28, 2025
7b4aae2
Updated rules-base for failed designs (tighten & failing)
jhkim-pii Dec 28, 2025
5cb5213
Merge branch 'secure-insert-buffer-ci-1227' of https://github.com/The…
jhkim-pii Dec 28, 2025
1b3b4ac
Merge remote-tracking branch 'private/master' into secure-gui-tcl-wor…
gudeh Dec 29, 2025
61ac36d
update OR
gudeh Dec 29, 2025
432a91a
Merge pull request #3739 from The-OpenROAD-Project-staging/secure-gui…
maliberty Dec 29, 2025
8facb0e
scripts: introduce orfs_write_db/sdc wrappers
oharboe Dec 30, 2025
b7a8ba7
flow: faster, leaner single openroad invocation flows
oharboe Dec 30, 2025
778ec6f
Fix top params option for slang, demo on asap7/uart
povik Dec 30, 2025
7e5062c
Merge remote-tracking branch 'origin/master' into synth-slang-top-params
povik Dec 30, 2025
0b5c918
flow: update rules
github-actions[bot] Dec 30, 2025
306ef25
openroad: single invocation flow has more knobs
oharboe Dec 30, 2025
9df59e1
Update OR for dpl ordering fix (+ metrics)
maliberty Dec 30, 2025
a29bd30
Merge pull request #3741 from The-OpenROAD-Project-staging/synth-slan…
maliberty Dec 30, 2025
2999e08
Merge branch 'master' of https://github.com/The-OpenROAD-Project-priv…
jhkim-pii Dec 31, 2025
2802a01
flow: update rules
github-actions[bot] Dec 31, 2025
4121e17
flat, base1231
jhkim-pii Dec 31, 2025
c2c570a
flat, fix1231
jhkim-pii Dec 31, 2025
dfc16b1
flat, fix1231 + revert rb_opt
jhkim-pii Dec 31, 2025
0612a47
Merge pull request #3743 from The-OpenROAD-Project-staging/dpl-bzl-fi…
maliberty Dec 31, 2025
388a2d8
flat, base1231 2nd
jhkim-pii Dec 31, 2025
0ec7c55
designs/asap7/uart/rules-base.json updates:
maliberty Dec 31, 2025
6226277
Merge pull request #3745 from The-OpenROAD-Project-staging/asap7-uart…
maliberty Dec 31, 2025
e7cfcfd
floorplan_to_place: behavior is back to what it was on master
oharboe Dec 31, 2025
76cbdf8
flat, fix1231a
jhkim-pii Dec 31, 2025
ca17fed
Merge branch 'master' of https://github.com/The-OpenROAD-Project-priv…
jhkim-pii Dec 31, 2025
e5727ff
variables: VERILOG_TOP_PARAMS yaml gaffe
oharboe Dec 31, 2025
ffb5773
Fixed Rapidus ethmac so that it runs with Verific
jeffng-or Dec 31, 2025
68012e2
initial PDK 0.3 design tuning to get negative slack
jeffng-or Dec 30, 2025
1f5b2a9
Rebased rule-*.json files after master merge
jhkim-pii Dec 31, 2025
8d5b198
Merge pull request #3740 from Pinata-Consulting/single-openroad-invoc…
maliberty Dec 31, 2025
a909b70
Merge pull request #3744 from The-OpenROAD-Project-staging/initial-pd…
maliberty Dec 31, 2025
e6c876c
Merge remote-tracking branch 'origin/master' into HEAD
oharboe Dec 31, 2025
b9bcea5
Rebased rules-base.json for sky130hd/microwatt
jhkim-pii Dec 31, 2025
e4d680c
Merge pull request #3747 from The-OpenROAD-Project-staging/fix-rapidu…
maliberty Dec 31, 2025
2cbef52
Merge pull request #3746 from Pinata-Consulting/verilog-top-params-gaffe
maliberty Dec 31, 2025
4a06a65
Merge pull request #3737 from The-OpenROAD-Project-staging/secure-ins…
maliberty Dec 31, 2025
d683bc7
Removed set_max_time_borrow from SDC
jeffng-or Dec 31, 2025
e5346a7
Merge pull request #3748 from The-OpenROAD-Project-staging/remove-max…
maliberty Jan 1, 2026
9a352f2
Don't call report_metrics from detail_route.tcl
maliberty Jan 2, 2026
d9a2281
mpl: honor thresholds during merge
joaomai Jan 2, 2026
e0a89ad
added rapidus2hp ethmac verific rules file
jeffng-or Jan 3, 2026
637b431
mpl: honor thresholds during merge
joaomai Jan 3, 2026
f642b8f
Initial PDK 0.3 support
jeffng-or Jan 4, 2026
bcc5cac
update rules for private designs
joaomai Jan 4, 2026
1ff0d08
Merge pull request #3751 from The-OpenROAD-Project-staging/rapidus-et…
maliberty Jan 4, 2026
d8b4a22
flow: update rules
github-actions[bot] Jan 4, 2026
b3acf9e
fixed SDC setting for rapidus cva6
jeffng-or Jan 5, 2026
2f11860
black format designs/rapidus2hp/cva6/test/test_params.py
maliberty Jan 5, 2026
3166cbb
Merge pull request #3755 from The-OpenROAD-Project-staging/fix-rapidu…
maliberty Jan 5, 2026
99923e3
Merge pull request #3753 from The-OpenROAD-Project-staging/secure-mpl…
maliberty Jan 5, 2026
61e189d
Merge pull request #3754 from The-OpenROAD-Project-staging/initial-0.…
maliberty Jan 5, 2026
ce45a66
updated rapidus2hp hercules_is_int rules files
jeffng-or Jan 5, 2026
85926b6
Extended param testing to rest of Rapidus designs
jeffng-or Jan 5, 2026
aa1d13e
Merge pull request #3756 from The-OpenROAD-Project-staging/rapidus-co…
maliberty Jan 5, 2026
caaa5b2
Updated param tests to include PDK 0.15
jeffng-or Jan 5, 2026
1bc6a43
Merge pull request #3757 from The-OpenROAD-Project-staging/hercules_i…
maliberty Jan 6, 2026
8bb9f57
Update yosys-slang
povik Dec 8, 2025
b98cfa5
flow: update rules
github-actions[bot] Jan 6, 2026
4046410
Merge pull request #3758 from The-OpenROAD-Project-staging/test-param…
maliberty Jan 6, 2026
7f9f5fc
Merge branch 'master' into no-drt-report-metrics
maliberty Jan 6, 2026
adc1ee7
util: fix for colon metrics
vvbandeira Jan 6, 2026
738f1bd
Update private metrics
povik Jan 6, 2026
28e6713
Merge pull request #3760 from The-OpenROAD-Project-staging/fix-update…
vvbandeira Jan 6, 2026
a3a63e4
Merge pull request #3750 from The-OpenROAD-Project-staging/no-drt-rep…
maliberty Jan 6, 2026
0398ace
Merge pull request #3759 from The-OpenROAD-Project-staging/secure-syn…
maliberty Jan 6, 2026
3112464
scripts: log_cmd estimate_parasitics
oharboe Jan 7, 2026
f8448f2
synth: Fix blackboxing and clkgate options with slang
povik Jan 7, 2026
406d45f
Merge pull request #3761 from Pinata-Consulting/log-estimate-parasitics
maliberty Jan 7, 2026
49f49b1
Merge pull request #3762 from The-OpenROAD-Project-staging/synth-slan…
maliberty Jan 7, 2026
abab237
synth: out of flow source folder build fix for wrap operators
oharboe Jan 7, 2026
770502a
slang: add a SYNTH_BLACKBOXES syntax check
oharboe Jan 7, 2026
51d0211
Merge pull request #3764 from Pinata-Consulting/synth-fix-wrap-operators
maliberty Jan 7, 2026
a521e2c
Update designs/rapidus2hp/ethmac/rules-verific.json:
maliberty Jan 7, 2026
8cb8bb1
Merge pull request #3767 from The-OpenROAD-Project-staging/ethmac-met…
maliberty Jan 8, 2026
2c9b769
synth: wrapped operators fix
oharboe Jan 8, 2026
b69923d
slang: add a SYNTH_BLACKBOXES syntax check, part II
oharboe Jan 7, 2026
5fb699a
scripts: retire RTLMP_DEAD_SPACE variable
AcKoucher Jan 7, 2026
55c404c
Merge pull request #3766 from Pinata-Consulting/slang-syntax-check
maliberty Jan 8, 2026
2871a41
Docs: improve installation clarity for new users
NishDs-06 Jan 8, 2026
f9ea319
Merge pull request #3770 from Pinata-Consulting/synth-wrap-fix
maliberty Jan 8, 2026
354a9a8
Merge pull request #3773 from AcKoucher/scripts-rtlmp-dead-space
maliberty Jan 8, 2026
0d71df5
Docs: improve installation clarity for new users
NishDs-06 Jan 9, 2026
b627bd4
Merge pull request #3769 from NishDs-06/first-pr
maliberty Jan 9, 2026
ddf5a8d
surrogate: add autotune workflow
PrecisEDAnon Jan 9, 2026
ec04bb2
surrogate: gate OpenROAD enable
PrecisEDAnon Jan 9, 2026
91be002
surrogate: improve enablement docs
PrecisEDAnon Jan 9, 2026
c41f9d5
docs: add surrogate branch runbook
PrecisEDAnon Jan 9, 2026
e0f4976
docs: add surrogate autotuner guide
PrecisEDAnon Jan 9, 2026
a2ef558
docs: document surrogate knob ranges
PrecisEDAnon Jan 9, 2026
48e4352
docs: clarify clock_period units
PrecisEDAnon Jan 9, 2026
75c3c17
docs: add expected gains for 600s runs
PrecisEDAnon Jan 9, 2026
e1e0d68
docs: clarify supported surrogate objectives
PrecisEDAnon Jan 9, 2026
8bc8d8c
[BOT] Update yosys submodule
PrecisEDAnon Jan 9, 2026
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 8 additions & 0 deletions .gitignore
Original file line number Diff line number Diff line change
Expand Up @@ -13,6 +13,7 @@ flow/logs
flow/reports
flow/objects
flow/tech
flow/tmp_surrogate

# Tar archives
flow/*tar.gz
Expand Down Expand Up @@ -105,3 +106,10 @@ bazel-testlogs

# python venv
venv/
flow/backup_*

# Local scratch notes (kept out of git)
doc.md

# macOS
.DS_Store
12 changes: 11 additions & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -46,7 +46,17 @@ timeline

## Tool Installation

There are different ways to install and develop OpenROAD and ORFS, which is the best fit depends use-case, experience and personal taste.
There are multiple ways to install and develop OpenROAD and ORFS. However, the best option depends on your use case, experience level, and personal preference.


> **Recommendation for new users:**
> If you are new to OpenROAD-flow-scripts, Docker can be a reliable way to get started since it avoids most dependency and environment issues.
>
> On supported platforms, using the pre-built binaries can be an even simpler option as it avoids building from source.
>
> Alternatively, the Bazel-based flow also avoids manual dependency installation (aside from installing Bazelisk itself), similar to how Docker requires installing Docker.



### Use Bazel, avoid installing anything at all and adapt the flow to your needs in your own repository

Expand Down
10 changes: 5 additions & 5 deletions docs/user/FlowVariables.md
Original file line number Diff line number Diff line change
Expand Up @@ -157,7 +157,7 @@ configuration file.
| <a name="IO_PLACER_H"></a>IO_PLACER_H| A list of metal layers on which the I/O pins are placed horizontally (top and bottom of the die).| |
| <a name="IO_PLACER_V"></a>IO_PLACER_V| A list of metal layers on which the I/O pins are placed vertically (sides of the die).| |
| <a name="IR_DROP_LAYER"></a>IR_DROP_LAYER| Default metal layer to report IR drop.| |
| <a name="KEEP_VARS"></a>KEEP_VARS| Feature toggle to keep intermediate variables during the flow. This is useful for the single-run flow, where all stages of the flow are run in a single OpenROAD instance.| |
| <a name="KEEP_VARS"></a>KEEP_VARS| Feature toggle to keep intermediate variables during the flow. This is useful for the single-run flow, where all stages of the flow are run in a single OpenROAD instance.| 0|
| <a name="KLAYOUT_TECH_FILE"></a>KLAYOUT_TECH_FILE| A mapping from LEF/DEF to GDS using the KLayout tool.| |
| <a name="LATCH_MAP_FILE"></a>LATCH_MAP_FILE| Optional mapping file supplied to Yosys to map latches| |
| <a name="LAYER_PARASITICS_FILE"></a>LAYER_PARASITICS_FILE| Path to per layer parasitics file. Defaults to $(PLATFORM_DIR)/setRC.tcl.| |
Expand Down Expand Up @@ -200,7 +200,6 @@ configuration file.
| <a name="RTLMP_AREA_WT"></a>RTLMP_AREA_WT| Weight for the area of the current floorplan.| 0.1|
| <a name="RTLMP_ARGS"></a>RTLMP_ARGS| Overrides all other RTL macro placer arguments.| |
| <a name="RTLMP_BOUNDARY_WT"></a>RTLMP_BOUNDARY_WT| Weight for the boundary or how far the hard macro clusters are from boundaries.| 50.0|
| <a name="RTLMP_DEAD_SPACE"></a>RTLMP_DEAD_SPACE| Specifies the target dead space percentage, which influences the utilization of a cluster.| 0.05|
| <a name="RTLMP_FENCE_LX"></a>RTLMP_FENCE_LX| Defines the lower left X coordinate for the global fence bounding box in microns.| 0.0|
| <a name="RTLMP_FENCE_LY"></a>RTLMP_FENCE_LY| Defines the lower left Y coordinate for the global fence bounding box in microns.| 0.0|
| <a name="RTLMP_FENCE_UX"></a>RTLMP_FENCE_UX| Defines the upper right X coordinate for the global fence bounding box in microns.| 0.0|
Expand Down Expand Up @@ -241,7 +240,7 @@ configuration file.
| <a name="SLEW_MARGIN"></a>SLEW_MARGIN| Specifies a slew margin when fixing max slew violations. This option allows you to overfix.| |
| <a name="SWAP_ARITH_OPERATORS"></a>SWAP_ARITH_OPERATORS| Improve timing QoR by swapping ALU and MULT arithmetic operators.| |
| <a name="SYNTH_ARGS"></a>SYNTH_ARGS| Optional synthesis variables for yosys.| |
| <a name="SYNTH_BLACKBOXES"></a>SYNTH_BLACKBOXES| List of cells treated as a black box by Yosys. With Bazel, this can be used to run synthesis in parallel for the large modules of the design.| |
| <a name="SYNTH_BLACKBOXES"></a>SYNTH_BLACKBOXES| List of cells treated as a black box by Yosys. With Bazel, this can be used to run synthesis in parallel for the large modules of the design. Non-existant modules are ignored silently, useful when listing modules statically, even if modules come and go dynamically.| |
| <a name="SYNTH_CANONICALIZE_TCL"></a>SYNTH_CANONICALIZE_TCL| Specifies a Tcl script with commands to run as part of the synth canonicalize step.| |
| <a name="SYNTH_GUT"></a>SYNTH_GUT| Load design and remove all internal logic before doing synthesis. This is useful when creating a mock .lef abstract that has a smaller area than the amount of logic would allow. bazel-orfs uses this to mock SRAMs, for instance.| 0|
| <a name="SYNTH_HDL_FRONTEND"></a>SYNTH_HDL_FRONTEND| Select an alternative language frontend to ingest the design. Available option is "slang". If the variable is empty, design is read with the Yosys read_verilog command.| |
Expand Down Expand Up @@ -270,7 +269,8 @@ configuration file.
| <a name="VERILOG_DEFINES"></a>VERILOG_DEFINES| Preprocessor defines passed to the language frontend. Example: `-D HPDCACHE_ASSERT_OFF`| |
| <a name="VERILOG_FILES"></a>VERILOG_FILES| The path to the design Verilog/SystemVerilog files providing a description of modules.| |
| <a name="VERILOG_INCLUDE_DIRS"></a>VERILOG_INCLUDE_DIRS| Specifies the include directories for the Verilog input files.| |
| <a name="VERILOG_TOP_PARAMS"></a>VERILOG_TOP_PARAMS| Apply toplevel params (if exist).| |
| <a name="VERILOG_TOP_PARAMS"></a>VERILOG_TOP_PARAMS| Apply toplevel params (if exist). Passed in as a list of key value pairs in tcl syntax; separated by spaces: PARAM1 VALUE1 PARAM2 VALUE2| |
| <a name="WRITE_ODB_AND_SDC_EACH_STAGE"></a>WRITE_ODB_AND_SDC_EACH_STAGE| Save out .sdc and .odb file after each stage, useful to disable when using a single OpenROAD instance to run all stages of the flow.| 1|
| <a name="YOSYS_FLAGS"></a>YOSYS_FLAGS| Flags to pass to yosys.| -v 3|
## synth variables

Expand Down Expand Up @@ -342,7 +342,6 @@ configuration file.
- [RTLMP_AREA_WT](#RTLMP_AREA_WT)
- [RTLMP_ARGS](#RTLMP_ARGS)
- [RTLMP_BOUNDARY_WT](#RTLMP_BOUNDARY_WT)
- [RTLMP_DEAD_SPACE](#RTLMP_DEAD_SPACE)
- [RTLMP_FENCE_LX](#RTLMP_FENCE_LX)
- [RTLMP_FENCE_LY](#RTLMP_FENCE_LY)
- [RTLMP_FENCE_UX](#RTLMP_FENCE_UX)
Expand Down Expand Up @@ -488,6 +487,7 @@ configuration file.
- [OPENROAD_HIERARCHICAL](#OPENROAD_HIERARCHICAL)
- [SWAP_ARITH_OPERATORS](#SWAP_ARITH_OPERATORS)
- [SYNTH_WRAPPED_OPERATORS](#SYNTH_WRAPPED_OPERATORS)
- [WRITE_ODB_AND_SDC_EACH_STAGE](#WRITE_ODB_AND_SDC_EACH_STAGE)

## generate_abstract variables

Expand Down
14 changes: 14 additions & 0 deletions flow/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -744,6 +744,20 @@ check-yosys:
.PHONY: all
all: check-yosys check-openroad synth floorplan place cts route finish

.PHONY: surrogate_tune
surrogate_tune: check-openroad synth
(OPENROAD_ENABLE_SURROGATE=1 $(TIME_CMD) $(SURROGATE_OPENROAD_CMD) $(SCRIPTS_DIR)/surrogate_tune.tcl) 2>&1 | tee $(abspath $(LOG_DIR)/surrogate_tune.log)

.PHONY: surrogate_tune_synthaware
surrogate_tune_synthaware: check-openroad
@mkdir -p $(LOG_DIR)
($(TIME_CMD) $(PYTHON_EXE) $(SCRIPTS_DIR)/surrogate_tune_synthaware.py) 2>&1 | tee $(abspath $(LOG_DIR)/surrogate_tune_synthaware.log)

.PHONY: surrogate_autotune
surrogate_autotune: check-openroad
@mkdir -p $(LOG_DIR)
($(TIME_CMD) $(PYTHON_EXE) $(SCRIPTS_DIR)/surrogate_autotune.py) 2>&1 | tee $(abspath $(LOG_DIR)/surrogate_autotune.log)

.PHONY: clean
clean:
@echo
Expand Down
36 changes: 10 additions & 26 deletions flow/designs/asap7/aes-block/rules-base.json
Original file line number Diff line number Diff line change
@@ -1,38 +1,38 @@
{
"synth__design__instance__area__stdcell": {
"value": 2130.06,
"value": 2090.0,
"compare": "<="
},
"constraints__clocks__count": {
"value": 1,
"compare": "=="
},
"placeopt__design__instance__area": {
"value": 7213,
"value": 7210,
"compare": "<="
},
"placeopt__design__instance__count__stdcell": {
"value": 10608,
"value": 10573,
"compare": "<="
},
"detailedplace__design__violations": {
"value": 0,
"compare": "=="
},
"cts__design__instance__count__setup_buffer": {
"value": 922,
"value": 919,
"compare": "<="
},
"cts__design__instance__count__hold_buffer": {
"value": 1796,
"value": 2001,
"compare": "<="
},
"cts__timing__setup__ws": {
"value": -137.0,
"value": -127.0,
"compare": ">="
},
"cts__timing__setup__tns": {
"value": -10800.0,
"value": -7220.0,
"compare": ">="
},
"cts__timing__hold__ws": {
Expand All @@ -52,7 +52,7 @@
"compare": ">="
},
"globalroute__timing__setup__tns": {
"value": -10200.0,
"value": -7080.0,
"compare": ">="
},
"globalroute__timing__hold__ws": {
Expand All @@ -79,28 +79,12 @@
"value": 100,
"compare": "<="
},
"detailedroute__timing__setup__ws": {
"value": -22.5,
"compare": ">="
},
"detailedroute__timing__setup__tns": {
"value": -90.0,
"compare": ">="
},
"detailedroute__timing__hold__ws": {
"value": -22.5,
"compare": ">="
},
"detailedroute__timing__hold__tns": {
"value": -90.0,
"compare": ">="
},
"finish__timing__setup__ws": {
"value": -94.5,
"compare": ">="
},
"finish__timing__setup__tns": {
"value": -6330.0,
"value": -3610.0,
"compare": ">="
},
"finish__timing__hold__ws": {
Expand All @@ -115,4 +99,4 @@
"value": 7332,
"compare": "<="
}
}
}
26 changes: 5 additions & 21 deletions flow/designs/asap7/aes-mbff/rules-base.json
Original file line number Diff line number Diff line change
Expand Up @@ -32,7 +32,7 @@
"compare": ">="
},
"cts__timing__setup__tns": {
"value": -706.0,
"value": -687.0,
"compare": ">="
},
"cts__timing__hold__ws": {
Expand All @@ -52,7 +52,7 @@
"compare": ">="
},
"globalroute__timing__setup__tns": {
"value": -2650.0,
"value": -2160.0,
"compare": ">="
},
"globalroute__timing__hold__ws": {
Expand All @@ -79,28 +79,12 @@
"value": 100,
"compare": "<="
},
"detailedroute__timing__setup__ws": {
"value": -19.0,
"compare": ">="
},
"detailedroute__timing__setup__tns": {
"value": -76.0,
"compare": ">="
},
"detailedroute__timing__hold__ws": {
"value": -19.0,
"compare": ">="
},
"detailedroute__timing__hold__tns": {
"value": -76.0,
"compare": ">="
},
"finish__timing__setup__ws": {
"value": -36.5,
"value": -44.6,
"compare": ">="
},
"finish__timing__setup__tns": {
"value": -1000.0,
"value": -1130.0,
"compare": ">="
},
"finish__timing__hold__ws": {
Expand All @@ -115,4 +99,4 @@
"value": 2254,
"compare": "<="
}
}
}
20 changes: 2 additions & 18 deletions flow/designs/asap7/aes/rules-base.json
Original file line number Diff line number Diff line change
Expand Up @@ -79,24 +79,8 @@
"value": 100,
"compare": "<="
},
"detailedroute__timing__setup__ws": {
"value": -19.0,
"compare": ">="
},
"detailedroute__timing__setup__tns": {
"value": -76.0,
"compare": ">="
},
"detailedroute__timing__hold__ws": {
"value": -19.0,
"compare": ">="
},
"detailedroute__timing__hold__tns": {
"value": -76.0,
"compare": ">="
},
"finish__timing__setup__ws": {
"value": -36.7,
"value": -57.0,
"compare": ">="
},
"finish__timing__setup__tns": {
Expand All @@ -115,4 +99,4 @@
"value": 2269,
"compare": "<="
}
}
}
4 changes: 4 additions & 0 deletions flow/designs/asap7/aes/surrogate_base_params.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
{
"cts_cluster_size": 10,
"cts_cluster_diameter": 50
}
62 changes: 62 additions & 0 deletions flow/designs/asap7/aes/surrogate_space.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,62 @@
{
"clock_period": {
"type": "float",
"minmax": [300, 600],
"step": 0
},
"core_utilization": {
"type": "int",
"minmax": [20, 99],
"step": 1
},
"core_aspect_ratio": {
"type": "float",
"minmax": [0.9, 1.1],
"step": 0
},
"tns_end_percent": {
"type": "int",
"minmax": [0, 100],
"step": 1
},
"global_padding": {
"type": "int",
"minmax": [0, 3],
"step": 1
},
"detail_padding": {
"type": "int",
"minmax": [0, 3],
"step": 1
},
"enable_dpo": {
"type": "binary",
"minmax": [0, 1],
"step": 1
},
"pin_layer_adjust": {
"type": "float",
"minmax": [0.2, 0.7],
"step": 0
},
"above_layer_adjust": {
"type": "float",
"minmax": [0.2, 0.7],
"step": 0
},
"density_margin_addon": {
"type": "float",
"minmax": [0.0, 0.99],
"step": 0
},
"cts_cluster_size": {
"type": "int",
"minmax": [10, 40],
"step": 1
},
"cts_cluster_diameter": {
"type": "int",
"minmax": [50, 200],
"step": 1
}
}
Loading