@@ -133,12 +133,12 @@ extern "C" {
133133#define SPI1_RX_DMA_INSTANCE DMA2_Stream2
134134#define SPI1_RX_DMA_CHANNEL DMA_CHANNEL_3
135135#define SPI1_RX_DMA_IRQ DMA2_Stream2_IRQn
136- #elif defined(BSP_UART1_RX_USING_DMA ) && !defined(USART1_RX_DMA_INSTANCE )
137- #define USART1_DMA_RX_IRQHandler DMA2_Stream2_IRQHandler
138- #define USART1_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
139- #define USART1_RX_DMA_INSTANCE DMA2_Stream2
140- #define USART1_RX_DMA_CHANNEL DMA_CHANNEL_4
141- #define USART1_RX_DMA_IRQ DMA2_Stream2_IRQn
136+ #elif defined(BSP_UART1_RX_USING_DMA ) && !defined(UART1_RX_DMA_INSTANCE )
137+ #define UART1_DMA_RX_IRQHandler DMA2_Stream2_IRQHandler
138+ #define UART1_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
139+ #define UART1_RX_DMA_INSTANCE DMA2_Stream2
140+ #define UART1_RX_DMA_CHANNEL DMA_CHANNEL_4
141+ #define UART1_RX_DMA_IRQ DMA2_Stream2_IRQn
142142#elif defined(BSP_QSPI_USING_DMA ) && !defined(QSPI_DMA_INSTANCE )
143143#define QSPI_DMA_IRQHandler DMA2_Stream2_IRQHandler
144144#define QSPI_DMA_RCC RCC_AHB1ENR_DMA2EN
@@ -190,12 +190,12 @@ extern "C" {
190190#define SPI1_TX_DMA_INSTANCE DMA2_Stream5
191191#define SPI1_TX_DMA_CHANNEL DMA_CHANNEL_3
192192#define SPI1_TX_DMA_IRQ DMA2_Stream5_IRQn
193- #elif defined(BSP_UART1_RX_USING_DMA ) && !defined(USART1_RX_DMA_INSTANCE )
194- #define USART1_DMA_RX_IRQHandler DMA2_Stream5_IRQHandler
195- #define USART1_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
196- #define USART1_RX_DMA_INSTANCE DMA2_Stream5
197- #define USART1_RX_DMA_CHANNEL DMA_CHANNEL_4
198- #define USART1_RX_DMA_IRQ DMA2_Stream5_IRQn
193+ #elif defined(BSP_UART1_RX_USING_DMA ) && !defined(UART1_RX_DMA_INSTANCE )
194+ #define UART1_DMA_RX_IRQHandler DMA2_Stream5_IRQHandler
195+ #define UART1_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
196+ #define UART1_RX_DMA_INSTANCE DMA2_Stream5
197+ #define UART1_RX_DMA_CHANNEL DMA_CHANNEL_4
198+ #define UART1_RX_DMA_IRQ DMA2_Stream5_IRQn
199199#elif defined(BSP_SPI5_RX_USING_DMA ) && !defined(SPI5_RX_DMA_INSTANCE )
200200#define SPI5_DMA_RX_IRQHandler DMA2_Stream5_IRQHandler
201201#define SPI5_RX_DMA_RCC RCC_AHB1ENR_DMA2EN
0 commit comments