Skip to content

Commit 1c6285e

Browse files
Pierre-Hugues Hussonandersson
authored andcommitted
arm64: dts: qcom: msm8998: add venus node
Now that the venus clocks are fixed, we can add the DT node. Signed-off-by: Pierre-Hugues Husson <[email protected]> Signed-off-by: Marc Gonzalez <[email protected]> Reviewed-by: Bryan O'Donoghue <[email protected]> Acked-by: Vikash Garodia <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Bjorn Andersson <[email protected]>
1 parent 818c267 commit 1c6285e

File tree

1 file changed

+48
-0
lines changed

1 file changed

+48
-0
lines changed

arch/arm64/boot/dts/qcom/msm8998.dtsi

Lines changed: 48 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3000,6 +3000,54 @@
30003000
};
30013001
};
30023002

3003+
venus: video-codec@cc00000 {
3004+
compatible = "qcom,msm8998-venus";
3005+
reg = <0x0cc00000 0xff000>;
3006+
interrupts = <GIC_SPI 287 IRQ_TYPE_LEVEL_HIGH>;
3007+
power-domains = <&mmcc VIDEO_TOP_GDSC>;
3008+
clocks = <&mmcc VIDEO_CORE_CLK>,
3009+
<&mmcc VIDEO_AHB_CLK>,
3010+
<&mmcc VIDEO_AXI_CLK>,
3011+
<&mmcc VIDEO_MAXI_CLK>;
3012+
clock-names = "core", "iface", "bus", "mbus";
3013+
iommus = <&mmss_smmu 0x400>,
3014+
<&mmss_smmu 0x401>,
3015+
<&mmss_smmu 0x40a>,
3016+
<&mmss_smmu 0x407>,
3017+
<&mmss_smmu 0x40e>,
3018+
<&mmss_smmu 0x40f>,
3019+
<&mmss_smmu 0x408>,
3020+
<&mmss_smmu 0x409>,
3021+
<&mmss_smmu 0x40b>,
3022+
<&mmss_smmu 0x40c>,
3023+
<&mmss_smmu 0x40d>,
3024+
<&mmss_smmu 0x410>,
3025+
<&mmss_smmu 0x421>,
3026+
<&mmss_smmu 0x428>,
3027+
<&mmss_smmu 0x429>,
3028+
<&mmss_smmu 0x42b>,
3029+
<&mmss_smmu 0x42c>,
3030+
<&mmss_smmu 0x42d>,
3031+
<&mmss_smmu 0x411>,
3032+
<&mmss_smmu 0x431>;
3033+
memory-region = <&venus_mem>;
3034+
status = "disabled";
3035+
3036+
video-decoder {
3037+
compatible = "venus-decoder";
3038+
clocks = <&mmcc VIDEO_SUBCORE0_CLK>;
3039+
clock-names = "core";
3040+
power-domains = <&mmcc VIDEO_SUBCORE0_GDSC>;
3041+
};
3042+
3043+
video-encoder {
3044+
compatible = "venus-encoder";
3045+
clocks = <&mmcc VIDEO_SUBCORE1_CLK>;
3046+
clock-names = "core";
3047+
power-domains = <&mmcc VIDEO_SUBCORE1_GDSC>;
3048+
};
3049+
};
3050+
30033051
mmss_smmu: iommu@cd00000 {
30043052
compatible = "qcom,msm8998-smmu-v2", "qcom,smmu-v2";
30053053
reg = <0x0cd00000 0x40000>;

0 commit comments

Comments
 (0)