Skip to content

Commit 30a5532

Browse files
AaronDotchenhuacai
authored andcommitted
LoongArch: dts: DeviceTree for Loongson-2K1000
Add DeviceTree file for Loongson-2K1000 processor, which integrates two 64-bit 2-issue superscalar LA264 processor cores. Signed-off-by: Binbin Zhou <[email protected]> Signed-off-by: Huacai Chen <[email protected]>
1 parent 0f66569 commit 30a5532

File tree

3 files changed

+676
-1
lines changed

3 files changed

+676
-1
lines changed

arch/loongarch/boot/dts/Makefile

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,5 @@
11
# SPDX-License-Identifier: GPL-2.0-only
22

3-
dtb-y = loongson-2k0500-ref.dtb
3+
dtb-y = loongson-2k0500-ref.dtb loongson-2k1000-ref.dtb
44

55
obj-$(CONFIG_BUILTIN_DTB) += $(addsuffix .dtb.o, $(CONFIG_BUILTIN_DTB_NAME))
Lines changed: 183 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,183 @@
1+
// SPDX-License-Identifier: GPL-2.0
2+
/*
3+
* Copyright (C) 2023 Loongson Technology Corporation Limited
4+
*/
5+
6+
/dts-v1/;
7+
8+
#include "loongson-2k1000.dtsi"
9+
10+
/ {
11+
compatible = "loongson,ls2k1000-ref", "loongson,ls2k1000";
12+
model = "Loongson-2K1000 Reference Board";
13+
14+
aliases {
15+
serial0 = &uart0;
16+
};
17+
18+
chosen {
19+
stdout-path = "serial0:115200n8";
20+
};
21+
22+
memory@200000 {
23+
device_type = "memory";
24+
reg = <0x0 0x00200000 0x0 0x06e00000>,
25+
<0x0 0x08000000 0x0 0x07000000>,
26+
<0x0 0x90000000 0x1 0xe0000000>;
27+
};
28+
29+
reserved-memory {
30+
#address-cells = <2>;
31+
#size-cells = <2>;
32+
ranges;
33+
34+
linux,cma {
35+
compatible = "shared-dma-pool";
36+
reusable;
37+
size = <0x0 0x2000000>;
38+
linux,cma-default;
39+
};
40+
};
41+
};
42+
43+
&gmac0 {
44+
status = "okay";
45+
46+
phy-mode = "rgmii";
47+
phy-handle = <&phy0>;
48+
mdio {
49+
compatible = "snps,dwmac-mdio";
50+
#address-cells = <1>;
51+
#size-cells = <0>;
52+
phy0: ethernet-phy@0 {
53+
reg = <0>;
54+
};
55+
};
56+
};
57+
58+
&gmac1 {
59+
status = "okay";
60+
61+
phy-mode = "rgmii";
62+
phy-handle = <&phy1>;
63+
mdio {
64+
compatible = "snps,dwmac-mdio";
65+
#address-cells = <1>;
66+
#size-cells = <0>;
67+
phy1: ethernet-phy@1 {
68+
reg = <16>;
69+
};
70+
};
71+
};
72+
73+
&i2c2 {
74+
status = "okay";
75+
76+
pinctrl-0 = <&i2c0_pins_default>;
77+
pinctrl-names = "default";
78+
79+
#address-cells = <1>;
80+
#size-cells = <0>;
81+
eeprom@57{
82+
compatible = "atmel,24c16";
83+
reg = <0x57>;
84+
pagesize = <16>;
85+
};
86+
};
87+
88+
&spi0 {
89+
status = "okay";
90+
91+
#address-cells = <1>;
92+
#size-cells = <0>;
93+
spidev@0 {
94+
compatible = "rohm,dh2228fv";
95+
spi-max-frequency = <100000000>;
96+
reg = <0>;
97+
};
98+
};
99+
100+
&ehci0 {
101+
status = "okay";
102+
};
103+
104+
&ohci0 {
105+
status = "okay";
106+
};
107+
108+
&sata {
109+
status = "okay";
110+
};
111+
112+
&uart0 {
113+
status = "okay";
114+
};
115+
116+
&clk {
117+
status = "okay";
118+
};
119+
120+
&rtc0 {
121+
status = "okay";
122+
};
123+
124+
&pctrl {
125+
status = "okay";
126+
127+
sdio_pins_default: sdio-pins {
128+
sdio-pinmux {
129+
groups = "sdio";
130+
function = "sdio";
131+
};
132+
sdio-det-pinmux {
133+
groups = "pwm2";
134+
function = "gpio";
135+
};
136+
};
137+
138+
pwm1_pins_default: pwm1-pins {
139+
pinmux {
140+
groups = "pwm1";
141+
function = "pwm1";
142+
};
143+
};
144+
145+
pwm0_pins_default: pwm0-pins {
146+
pinmux {
147+
groups = "pwm0";
148+
function = "pwm0";
149+
};
150+
};
151+
152+
i2c1_pins_default: i2c1-pins {
153+
pinmux {
154+
groups = "i2c1";
155+
function = "i2c1";
156+
};
157+
};
158+
159+
i2c0_pins_default: i2c0-pins {
160+
pinmux {
161+
groups = "i2c0";
162+
function = "i2c0";
163+
};
164+
};
165+
166+
nand_pins_default: nand-pins {
167+
pinmux {
168+
groups = "nand";
169+
function = "nand";
170+
};
171+
};
172+
173+
hda_pins_default: hda-pins {
174+
grp0-pinmux {
175+
groups = "hda";
176+
function = "hda";
177+
};
178+
grp1-pinmux {
179+
groups = "i2s";
180+
function = "gpio";
181+
};
182+
};
183+
};

0 commit comments

Comments
 (0)