@@ -4140,7 +4140,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
4140
4140
{
4141
4141
.name = "AUX D TBT1" ,
4142
4142
.domains = TGL_AUX_D_TBT1_IO_POWER_DOMAINS ,
4143
- .ops = & hsw_power_well_ops ,
4143
+ .ops = & icl_tc_phy_aux_power_well_ops ,
4144
4144
.id = DISP_PW_ID_NONE ,
4145
4145
{
4146
4146
.hsw .regs = & icl_aux_power_well_regs ,
@@ -4151,7 +4151,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
4151
4151
{
4152
4152
.name = "AUX E TBT2" ,
4153
4153
.domains = TGL_AUX_E_TBT2_IO_POWER_DOMAINS ,
4154
- .ops = & hsw_power_well_ops ,
4154
+ .ops = & icl_tc_phy_aux_power_well_ops ,
4155
4155
.id = DISP_PW_ID_NONE ,
4156
4156
{
4157
4157
.hsw .regs = & icl_aux_power_well_regs ,
@@ -4162,7 +4162,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
4162
4162
{
4163
4163
.name = "AUX F TBT3" ,
4164
4164
.domains = TGL_AUX_F_TBT3_IO_POWER_DOMAINS ,
4165
- .ops = & hsw_power_well_ops ,
4165
+ .ops = & icl_tc_phy_aux_power_well_ops ,
4166
4166
.id = DISP_PW_ID_NONE ,
4167
4167
{
4168
4168
.hsw .regs = & icl_aux_power_well_regs ,
@@ -4173,7 +4173,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
4173
4173
{
4174
4174
.name = "AUX G TBT4" ,
4175
4175
.domains = TGL_AUX_G_TBT4_IO_POWER_DOMAINS ,
4176
- .ops = & hsw_power_well_ops ,
4176
+ .ops = & icl_tc_phy_aux_power_well_ops ,
4177
4177
.id = DISP_PW_ID_NONE ,
4178
4178
{
4179
4179
.hsw .regs = & icl_aux_power_well_regs ,
@@ -4184,7 +4184,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
4184
4184
{
4185
4185
.name = "AUX H TBT5" ,
4186
4186
.domains = TGL_AUX_H_TBT5_IO_POWER_DOMAINS ,
4187
- .ops = & hsw_power_well_ops ,
4187
+ .ops = & icl_tc_phy_aux_power_well_ops ,
4188
4188
.id = DISP_PW_ID_NONE ,
4189
4189
{
4190
4190
.hsw .regs = & icl_aux_power_well_regs ,
@@ -4195,7 +4195,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
4195
4195
{
4196
4196
.name = "AUX I TBT6" ,
4197
4197
.domains = TGL_AUX_I_TBT6_IO_POWER_DOMAINS ,
4198
- .ops = & hsw_power_well_ops ,
4198
+ .ops = & icl_tc_phy_aux_power_well_ops ,
4199
4199
.id = DISP_PW_ID_NONE ,
4200
4200
{
4201
4201
.hsw .regs = & icl_aux_power_well_regs ,
0 commit comments