Skip to content

Commit 335f62e

Browse files
mattroperodrigovivi
authored andcommitted
drm/i915/tgl: TBT AUX should use TC power well ops
As on ICL, we want to use the Type-C aux handlers for the TBT aux wells to ensure the DP_AUX_CH_CTL_TBT_IO flag is set properly. Fixes: 656409b ("drm/i915/tgl: Add power well support") Cc: José Roberto de Souza <[email protected]> Cc: Imre Deak <[email protected]> Signed-off-by: Matt Roper <[email protected]> Link: https://patchwork.freedesktop.org/patch/msgid/[email protected] Reviewed-by: José Roberto de Souza <[email protected]> (cherry picked from commit 3cbdb97) Signed-off-by: Rodrigo Vivi <[email protected]>
1 parent ced6332 commit 335f62e

File tree

1 file changed

+6
-6
lines changed

1 file changed

+6
-6
lines changed

drivers/gpu/drm/i915/display/intel_display_power.c

Lines changed: 6 additions & 6 deletions
Original file line numberDiff line numberDiff line change
@@ -4140,7 +4140,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
41404140
{
41414141
.name = "AUX D TBT1",
41424142
.domains = TGL_AUX_D_TBT1_IO_POWER_DOMAINS,
4143-
.ops = &hsw_power_well_ops,
4143+
.ops = &icl_tc_phy_aux_power_well_ops,
41444144
.id = DISP_PW_ID_NONE,
41454145
{
41464146
.hsw.regs = &icl_aux_power_well_regs,
@@ -4151,7 +4151,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
41514151
{
41524152
.name = "AUX E TBT2",
41534153
.domains = TGL_AUX_E_TBT2_IO_POWER_DOMAINS,
4154-
.ops = &hsw_power_well_ops,
4154+
.ops = &icl_tc_phy_aux_power_well_ops,
41554155
.id = DISP_PW_ID_NONE,
41564156
{
41574157
.hsw.regs = &icl_aux_power_well_regs,
@@ -4162,7 +4162,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
41624162
{
41634163
.name = "AUX F TBT3",
41644164
.domains = TGL_AUX_F_TBT3_IO_POWER_DOMAINS,
4165-
.ops = &hsw_power_well_ops,
4165+
.ops = &icl_tc_phy_aux_power_well_ops,
41664166
.id = DISP_PW_ID_NONE,
41674167
{
41684168
.hsw.regs = &icl_aux_power_well_regs,
@@ -4173,7 +4173,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
41734173
{
41744174
.name = "AUX G TBT4",
41754175
.domains = TGL_AUX_G_TBT4_IO_POWER_DOMAINS,
4176-
.ops = &hsw_power_well_ops,
4176+
.ops = &icl_tc_phy_aux_power_well_ops,
41774177
.id = DISP_PW_ID_NONE,
41784178
{
41794179
.hsw.regs = &icl_aux_power_well_regs,
@@ -4184,7 +4184,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
41844184
{
41854185
.name = "AUX H TBT5",
41864186
.domains = TGL_AUX_H_TBT5_IO_POWER_DOMAINS,
4187-
.ops = &hsw_power_well_ops,
4187+
.ops = &icl_tc_phy_aux_power_well_ops,
41884188
.id = DISP_PW_ID_NONE,
41894189
{
41904190
.hsw.regs = &icl_aux_power_well_regs,
@@ -4195,7 +4195,7 @@ static const struct i915_power_well_desc tgl_power_wells[] = {
41954195
{
41964196
.name = "AUX I TBT6",
41974197
.domains = TGL_AUX_I_TBT6_IO_POWER_DOMAINS,
4198-
.ops = &hsw_power_well_ops,
4198+
.ops = &icl_tc_phy_aux_power_well_ops,
41994199
.id = DISP_PW_ID_NONE,
42004200
{
42014201
.hsw.regs = &icl_aux_power_well_regs,

0 commit comments

Comments
 (0)