Skip to content

Commit 46ab823

Browse files
sumanannatmlind
authored andcommitted
ARM: dts: DRA7: Add common IPU and DSP nodes
The DRA7xx family of SOCs have two IPUs and upto two DSP processor subsystems in general. The IPU processor subsystem contains dual-core ARM Cortex-M4 processors, while the DSP processor subsystem is based on the TI's standard TMS320C66x DSP CorePac core. The IPUs are very similar to those on OMAP5. Two IPUs and one DSP processor subsystems is the most common configuration. The processor device DT nodes have been added for these processor subsystems, with the internal memories added through 'reg' and 'reg-names' properties. The IPUs only have an L2 RAM, whereas the DSPs have L1P, L1D and L2 RAM memories. NOTE: 1. The nodes do not have any mailboxes, timers or CMA regions assigned, they should be added in the respective board dts files. 2. The nodes haven been disabled by default and the enabling of these nodes is also left to the respective board dts files. Signed-off-by: Suman Anna <[email protected]> [[email protected]: convert to ti-sysc support from legacy hwmod] Signed-off-by: Tero Kristo <[email protected]> Signed-off-by: Tony Lindgren <[email protected]>
1 parent 5390130 commit 46ab823

File tree

1 file changed

+36
-0
lines changed

1 file changed

+36
-0
lines changed

arch/arm/boot/dts/dra7.dtsi

Lines changed: 36 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -410,6 +410,42 @@
410410
ti,hwmods = "dmm";
411411
};
412412

413+
ipu1: ipu@58820000 {
414+
compatible = "ti,dra7-ipu";
415+
reg = <0x58820000 0x10000>;
416+
reg-names = "l2ram";
417+
iommus = <&mmu_ipu1>;
418+
status = "disabled";
419+
resets = <&prm_ipu 0>, <&prm_ipu 1>;
420+
clocks = <&ipu1_clkctrl DRA7_IPU1_MMU_IPU1_CLKCTRL 0>;
421+
firmware-name = "dra7-ipu1-fw.xem4";
422+
};
423+
424+
ipu2: ipu@55020000 {
425+
compatible = "ti,dra7-ipu";
426+
reg = <0x55020000 0x10000>;
427+
reg-names = "l2ram";
428+
iommus = <&mmu_ipu2>;
429+
status = "disabled";
430+
resets = <&prm_core 0>, <&prm_core 1>;
431+
clocks = <&ipu2_clkctrl DRA7_IPU2_MMU_IPU2_CLKCTRL 0>;
432+
firmware-name = "dra7-ipu2-fw.xem4";
433+
};
434+
435+
dsp1: dsp@40800000 {
436+
compatible = "ti,dra7-dsp";
437+
reg = <0x40800000 0x48000>,
438+
<0x40e00000 0x8000>,
439+
<0x40f00000 0x8000>;
440+
reg-names = "l2ram", "l1pram", "l1dram";
441+
ti,bootreg = <&scm_conf 0x55c 10>;
442+
iommus = <&mmu0_dsp1>, <&mmu1_dsp1>;
443+
status = "disabled";
444+
resets = <&prm_dsp1 0>;
445+
clocks = <&dsp1_clkctrl DRA7_DSP1_MMU0_DSP1_CLKCTRL 0>;
446+
firmware-name = "dra7-dsp1-fw.xe66";
447+
};
448+
413449
target-module@40d01000 {
414450
compatible = "ti,sysc-omap2", "ti,sysc";
415451
reg = <0x40d01000 0x4>,

0 commit comments

Comments
 (0)