We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent 1f4d382 commit 6218c3fCopy full SHA for 6218c3f
drivers/phy/rockchip/phy-rockchip-samsung-hdptx.c
@@ -329,37 +329,6 @@ enum dp_link_rate {
329
DP_BW_HBR2,
330
};
331
332
-struct lcpll_config {
333
- u32 bit_rate;
334
- u8 lcvco_mode_en;
335
- u8 pi_en;
336
- u8 clk_en_100m;
337
- u8 pms_mdiv;
338
- u8 pms_mdiv_afc;
339
- u8 pms_pdiv;
340
- u8 pms_refdiv;
341
- u8 pms_sdiv;
342
- u8 pi_cdiv_rstn;
343
- u8 pi_cdiv_sel;
344
- u8 sdm_en;
345
- u8 sdm_rstn;
346
- u8 sdc_frac_en;
347
- u8 sdc_rstn;
348
- u8 sdm_deno;
349
- u8 sdm_num_sign;
350
- u8 sdm_num;
351
- u8 sdc_n;
352
- u8 sdc_n2;
353
- u8 sdc_num;
354
- u8 sdc_deno;
355
- u8 sdc_ndiv_rstn;
356
- u8 ssc_en;
357
- u8 ssc_fm_dev;
358
- u8 ssc_fm_freq;
359
- u8 ssc_clk_div_sel;
360
- u8 cd_tx_ser_rate_sel;
361
-};
362
-
363
struct ropll_config {
364
u32 bit_rate;
365
u8 pms_mdiv;
0 commit comments