Skip to content

Commit 6f04e52

Browse files
jhswartztsbogend
authored andcommitted
mips: dts: ralink: mt7621: reorder ethernet node attributes and kids
Rearrange attributes and descendents declared under the ethernet node, recursively, to follow the DTS style guide. Signed-off-by: Justin Swartz <[email protected]> Reviewed-by: Arınç ÜNAL <[email protected]> Reviewed-by: AngeloGioacchino Del Regno <[email protected]> Reviewed-by: Sergio Paracuellos <[email protected]> Signed-off-by: Thomas Bogendoerfer <[email protected]>
1 parent a76a20f commit 6f04e52

File tree

1 file changed

+48
-40
lines changed

1 file changed

+48
-40
lines changed

arch/mips/boot/dts/ralink/mt7621.dtsi

Lines changed: 48 additions & 40 deletions
Original file line numberDiff line numberDiff line change
@@ -364,46 +364,22 @@
364364
compatible = "mediatek,mt7621-eth";
365365
reg = <0x1e100000 0x10000>;
366366

367-
clocks = <&sysc MT7621_CLK_FE>, <&sysc MT7621_CLK_ETH>;
368-
clock-names = "fe", "ethif";
369-
370367
#address-cells = <1>;
371368
#size-cells = <0>;
372369

373-
resets = <&sysc MT7621_RST_FE>, <&sysc MT7621_RST_ETH>;
374-
reset-names = "fe", "eth";
370+
clock-names = "fe", "ethif";
371+
clocks = <&sysc MT7621_CLK_FE>, <&sysc MT7621_CLK_ETH>;
375372

376373
interrupt-parent = <&gic>;
377374
interrupts = <GIC_SHARED 3 IRQ_TYPE_LEVEL_HIGH>;
378375

379-
mediatek,ethsys = <&sysc>;
380-
381376
pinctrl-names = "default";
382377
pinctrl-0 = <&mdio_pins>, <&rgmii1_pins>, <&rgmii2_pins>;
383378

384-
gmac0: mac@0 {
385-
compatible = "mediatek,eth-mac";
386-
reg = <0>;
387-
phy-mode = "trgmii";
388-
389-
fixed-link {
390-
speed = <1000>;
391-
full-duplex;
392-
pause;
393-
};
394-
};
395-
396-
gmac1: mac@1 {
397-
compatible = "mediatek,eth-mac";
398-
reg = <1>;
399-
phy-mode = "rgmii";
379+
reset-names = "fe", "eth";
380+
resets = <&sysc MT7621_RST_FE>, <&sysc MT7621_RST_ETH>;
400381

401-
fixed-link {
402-
speed = <1000>;
403-
full-duplex;
404-
pause;
405-
};
406-
};
382+
mediatek,ethsys = <&sysc>;
407383

408384
mdio: mdio-bus {
409385
#address-cells = <1>;
@@ -412,73 +388,105 @@
412388
switch0: switch@1f {
413389
compatible = "mediatek,mt7621";
414390
reg = <0x1f>;
415-
mediatek,mcm;
416-
resets = <&sysc MT7621_RST_MCM>;
417-
reset-names = "mcm";
418-
interrupt-controller;
391+
419392
#interrupt-cells = <1>;
393+
interrupt-controller;
420394
interrupts = <GIC_SHARED 23 IRQ_TYPE_LEVEL_HIGH>;
421395

396+
reset-names = "mcm";
397+
resets = <&sysc MT7621_RST_MCM>;
398+
399+
mediatek,mcm;
400+
422401
ports {
423402
#address-cells = <1>;
424403
#size-cells = <0>;
425404

426405
port@0 {
427-
status = "disabled";
428406
reg = <0>;
429407
label = "swp0";
408+
status = "disabled";
430409
};
431410

432411
port@1 {
433-
status = "disabled";
434412
reg = <1>;
435413
label = "swp1";
414+
status = "disabled";
436415
};
437416

438417
port@2 {
439-
status = "disabled";
440418
reg = <2>;
441419
label = "swp2";
420+
status = "disabled";
442421
};
443422

444423
port@3 {
445-
status = "disabled";
446424
reg = <3>;
447425
label = "swp3";
426+
status = "disabled";
448427
};
449428

450429
port@4 {
451-
status = "disabled";
452430
reg = <4>;
453431
label = "swp4";
432+
status = "disabled";
454433
};
455434

456435
port@5 {
457436
reg = <5>;
437+
458438
ethernet = <&gmac1>;
459439
phy-mode = "rgmii";
460440

461441
fixed-link {
462-
speed = <1000>;
463442
full-duplex;
464443
pause;
444+
speed = <1000>;
465445
};
466446
};
467447

468448
port@6 {
469449
reg = <6>;
450+
470451
ethernet = <&gmac0>;
471452
phy-mode = "trgmii";
472453

473454
fixed-link {
474-
speed = <1000>;
475455
full-duplex;
476456
pause;
457+
speed = <1000>;
477458
};
478459
};
479460
};
480461
};
481462
};
463+
464+
gmac0: mac@0 {
465+
compatible = "mediatek,eth-mac";
466+
reg = <0>;
467+
468+
phy-mode = "trgmii";
469+
470+
fixed-link {
471+
full-duplex;
472+
pause;
473+
speed = <1000>;
474+
};
475+
};
476+
477+
gmac1: mac@1 {
478+
compatible = "mediatek,eth-mac";
479+
reg = <1>;
480+
481+
phy-mode = "rgmii";
482+
483+
fixed-link {
484+
full-duplex;
485+
pause;
486+
speed = <1000>;
487+
};
488+
};
489+
482490
};
483491

484492
pcie: pcie@1e140000 {

0 commit comments

Comments
 (0)