Skip to content

Commit 87d06fa

Browse files
garminchangbebarino
authored andcommitted
clk: mediatek: Add MT8188 ccusys clock support
Add MT8188 ccusys clock controller which provides clock gate control in Camera Computing Unit. Signed-off-by: Garmin.Chang <[email protected]> Reviewed-by: AngeloGioacchino Del Regno <[email protected]> Link: https://lore.kernel.org/r/[email protected] Signed-off-by: Stephen Boyd <[email protected]>
1 parent 9b42835 commit 87d06fa

File tree

2 files changed

+51
-1
lines changed

2 files changed

+51
-1
lines changed

drivers/clk/mediatek/Makefile

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -102,7 +102,7 @@ obj-$(CONFIG_COMMON_CLK_MT8186_VENCSYS) += clk-mt8186-venc.o
102102
obj-$(CONFIG_COMMON_CLK_MT8186_WPESYS) += clk-mt8186-wpe.o
103103
obj-$(CONFIG_COMMON_CLK_MT8188) += clk-mt8188-apmixedsys.o clk-mt8188-topckgen.o \
104104
clk-mt8188-peri_ao.o clk-mt8188-infra_ao.o
105-
obj-$(CONFIG_COMMON_CLK_MT8188_CAMSYS) += clk-mt8188-cam.o
105+
obj-$(CONFIG_COMMON_CLK_MT8188_CAMSYS) += clk-mt8188-cam.o clk-mt8188-ccu.o
106106
obj-$(CONFIG_COMMON_CLK_MT8192) += clk-mt8192-apmixedsys.o clk-mt8192.o
107107
obj-$(CONFIG_COMMON_CLK_MT8192_AUDSYS) += clk-mt8192-aud.o
108108
obj-$(CONFIG_COMMON_CLK_MT8192_CAMSYS) += clk-mt8192-cam.o

drivers/clk/mediatek/clk-mt8188-ccu.c

Lines changed: 50 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,50 @@
1+
// SPDX-License-Identifier: GPL-2.0-only
2+
/*
3+
* Copyright (c) 2022 MediaTek Inc.
4+
* Author: Garmin Chang <[email protected]>
5+
*/
6+
7+
#include <dt-bindings/clock/mediatek,mt8188-clk.h>
8+
#include <linux/clk-provider.h>
9+
#include <linux/platform_device.h>
10+
11+
#include "clk-gate.h"
12+
#include "clk-mtk.h"
13+
14+
static const struct mtk_gate_regs ccu_cg_regs = {
15+
.set_ofs = 0x4,
16+
.clr_ofs = 0x8,
17+
.sta_ofs = 0x0,
18+
};
19+
20+
#define GATE_CCU(_id, _name, _parent, _shift) \
21+
GATE_MTK(_id, _name, _parent, &ccu_cg_regs, _shift, &mtk_clk_gate_ops_setclr)
22+
23+
static const struct mtk_gate ccu_clks[] = {
24+
GATE_CCU(CLK_CCU_LARB27, "ccu_larb27", "top_ccu", 0),
25+
GATE_CCU(CLK_CCU_AHB, "ccu_ahb", "top_ccu", 1),
26+
GATE_CCU(CLK_CCU_CCU0, "ccu_ccu0", "top_ccu", 2),
27+
};
28+
29+
static const struct mtk_clk_desc ccu_desc = {
30+
.clks = ccu_clks,
31+
.num_clks = ARRAY_SIZE(ccu_clks),
32+
};
33+
34+
static const struct of_device_id of_match_clk_mt8188_ccu[] = {
35+
{ .compatible = "mediatek,mt8188-ccusys", .data = &ccu_desc },
36+
{ /* sentinel */ }
37+
};
38+
MODULE_DEVICE_TABLE(of, of_match_clk_mt8188_ccu);
39+
40+
static struct platform_driver clk_mt8188_ccu_drv = {
41+
.probe = mtk_clk_simple_probe,
42+
.remove = mtk_clk_simple_remove,
43+
.driver = {
44+
.name = "clk-mt8188-ccu",
45+
.of_match_table = of_match_clk_mt8188_ccu,
46+
},
47+
};
48+
49+
module_platform_driver(clk_mt8188_ccu_drv);
50+
MODULE_LICENSE("GPL");

0 commit comments

Comments
 (0)